Ferroelectrics www.afm-journal.de

# Nonvolatile Ferroelectric Memory Effect in Ultrathin $\alpha$ -In<sub>2</sub>Se<sub>3</sub>

Siyuan Wan, Yue Li, Wei Li, Xiaoyu Mao, Chen Wang, Chen Chen, Jiyu Dong, Anmin Nie, Jianyong Xiang,\* Zhongyuan Liu, Wenguang Zhu, and Hualing Zeng\*

High-density memory is integral in solid-state electronics. 2D ferroelectrics offer a new platform for developing ultrathin electronic devices with nonvolatile functionality. Recent experiments on layered  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> confirm its room-temperature out-of-plane ferroelectricity under ambient conditions. Here, a nonvolatile memory effect in a hybrid 2D ferroelectric field-effect transistor (FeFET) made of ultrathin  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> and graphene is demonstrated. The resistance of the graphene channel in the FeFET is effectively controllable and retentive due to the electrostatic doping, which stems from the electric polarization of the ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. The electronic logic bit can be represented and stored with different orientations of electric dipoles in the top-gate ferroelectric. The 2D FeFET can be randomly rewritten over more than 10<sup>5</sup> cycles without losing the nonvolatility. The approach demonstrates a prototype of rewritable nonvolatile memory with ferroelectricity in van der Waals 2D materials.

1. Introduction

Owning retentive and switchable electric dipoles, ferroelectrics are ideal candidates for building nonvolatile memory with low-power consumption and ultrafast logic operation.<sup>[1]</sup> To date, a variety of ferroelectric-based memories with different

S. Wan, Y. Li, X. Mao, C. Wang, C. Chen, Prof. W. Zhu, Prof. H. Zeng International Center for Quantum Design of Functional Materials (ICQD)

Hefei National Laboratory for Physical Science at the Microscale and Synergetic Innovation Center of Quantum Information and Quantum Physics

University of Science and Technology of China

Hefei, Anhui 230026, China

E-mail: hlzeng@ustc.edu.cn

W. Li, Prof. W. Zhu, Prof. H. Zeng

Key Laboratory of Strongly-Coupled Quantum Matter Physics

Chinese Academy of Sciences

Department of Physics

University of Science and Technology of China

Hefei, Anhui 230026, China

J. Dong, Prof. A. Nie, Prof. J. Xiang, Prof. Z. Liu

State Key Laboratory of Metastable Materials Science and Technology Yanshan University

Qinhuangdao 066004, China

E-mail: jyxiang@ysu.edu.cn



The ORCID identification number(s) for the author(s) of this article can be found under https://doi.org/10.1002/adfm.201808606.

DOI: 10.1002/adfm.201808606

device designs have been realized, such as ferroelectric capacitors, [2] ferroelectric tunnel junctions (FTJs),[3] and ferroelectric field-effect transistors (FeFETs).[4] Among these applications, capacitive ferroelectric memory functions in a destructive way, where the device needs to be rewritten after every single readout. Besides, capacitors have limited integrated level subject to the detectable signal defined by their volume.<sup>[5]</sup> For FTIs, they suffer the critical size effect challenge as it is difficult for conventional ferroelectrics to maintain stable electric polarization in the electron quantum tunneling regime, normally down to a few unit cells thickness.[6] As a contrast, in FeFETs there is no requirement of ferroelectric film thickness and the data readout is nondestructive. All the merits originate from the three-terminal

device structure of field-effect transistor (FET), in which logic bit reading and writing are separated in the semiconductor channel and the ferroelectric gate, respectively.

Most conventional FeFETs make use of bulk perovskite ferroelectric as the device gate dielectric. It has been shown that the resistance of the conducting channel could be effectively modulated with the retention time at several days. [4c,d,g] Recently, due to the rise of 2D material, enormous efforts have been focused on developing 2D FeFETs with the aim of further minimization of modern electronics. For example, graphene was coupled with bulk ferroelectrics, such as lead zirconate titanate (PZT) or organic poly(vinylidene fluoride-co-trifluoroethylene) (PVDF-TrFE) thin film, to function as a hybrid quasi-2D FeFET.[7] In this type of FeFET, graphene was employed as the conducting channel and its conductance could be switched by the reversible electric polarizations of ferroelectric thin film. However, among all the reported FeFETs, genuine atomically thin 2D ferroelectric as the gate dielectric has rarely been reported. [8] The ferroelectric films used in conventional FeFET are usually with film thickness at the order of several hundred nanometer. [7d,9] In contrast. incorporating ultrathin 2D ferroelectric will significantly scale down the dimensions of the device, which in turn increases the effective gate electric field. Thereby, the required writing or erasing voltage to flip the electric polarization could be further reduced, leading to a low-power consumption memory device.

In this letter, we report a 2D FeFET, which consists of van der Waals (vdW) interacted atomic layers only. We employ graphene and 2D ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> as the conducting channel and electric gate, respectively. Layered  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> has been



confirmed with the existence of room-temperature ferroelectricity under ambient condition.<sup>[10]</sup> Its ferroelectric polarization is robust even down to 2D limit as a result of the intrinsic interlocking of in-plane and out-of-plane electric dipoles stemming from the lattice structure.[10a,11] This distinct feature helps the stabilization of the out-of-plane electric polarizations against the depolarization electric field in ultrathin α-In<sub>2</sub>Se<sub>3</sub>, which is technically more important for developing high-density memories. [10a,c] Here, as a demonstration of its potential application in information storage, we explore the nonvolatile ferroelectric memory effect in ultrathin  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> with a 2D FeFET. In the device, the conductance of graphene was efficiently modulated by switching the polarization of ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> ultrathin layers. The transfer characteristic curve of the FeFET displays a butterfly-like trace, which is due to the ferroelectric hysteresis and the unique semimetal nature of graphene. By using heavily doped Si covered with SiO2 as a reference gate, the ferroelectric polarization of α-In<sub>2</sub>Se<sub>3</sub> under external electric field of  $5 \times 10^5$  V cm<sup>-1</sup> was estimated to be 0.92  $\mu$ C cm<sup>-2</sup>. Benefiting from the long-term retention of ferroelectric dipoles in the top electric gate, the channel resistance was nonvolatile, showing the signature of a memory device. The electronic logic bit could be encoded with different resistance state of the device, which corresponded to different orientations of electric dipoles. The 2D FeFET could be switched over more than 10<sup>5</sup> cycles without losing the nonvolatility. Our work demonstrates a practical application of 2D ferroelectrics and provides a quantitative and nondestructive method to study the ferroelectric states at nanoscale.

## 2. Results and Discussion

The 3D schematic view and optical image of our FeFET device are depicted in **Figure 1**. The 2D FeFET was fabricated with vdW materials in a vertical stacking order of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>/hexagonal boron nitride/graphene. Graphene and ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> were used as conducting channel and top-gate dielectric, respectively. Atomically thin hexagonal boron nitride (hBN), monolayer or bilayer, was chosen as the buffer and insulating




Figure 1. Structure and optical characterization of the 2D FeFET. a) 3D schematic diagram of the FeFET. The FeFET is fabricated by vertically stacking graphene, hBN, and  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> thin layers in sequence. The white arrows indicate the direction of electric polarization. The zoomed area shows the crystal structure of ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. b) Optical image of the FeFET device #1. The substrate is Si wafer with 300 nm fused SiO<sub>2</sub> on top. The graphene, hBN, and ultrathin  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> are indicated by black, white, and red-dashed frames, respectively. c) AFM topography and d) Raman spectrum of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> thin layers. The thinnest area of ultrathin  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> in the device is 2.6 nm. Five characteristic phonon modes of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> are observed in the Raman spectrum.



layer. The introduction of hBN layer not only improved the device interface properties, such as suppression of ion diffusion and leakage current, [12] but also enhanced the intrinsic conductivity of graphene by reducing the phonon and Coulomb scattering.[13] Heavily doped silicon covered with 300 nm SiO<sub>2</sub> served as the substrate as well as the back gate. All the vdW materials used in the FeFET were prepared by mechanical exfoliation method.<sup>[14]</sup> Detailed device fabrication process can be found in the Experimental Section. The crystal structure of ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> is illustrated in Figure 1a. In each monolayer α-In<sub>2</sub>Se<sub>3</sub>, there are five atomic layers following the Se–In–Se–In–Se layer sequence in the c axis. Its out-of-plane electric polarization stems from the dramatic difference of the interlayer spacings between the middle Se layer and its neighboring two In layers.<sup>[10a]</sup> The room-temperature outof-plane ferroelectricity of α-In<sub>2</sub>Se<sub>3</sub> has been confirmed by recent experimental studies with piezo force microscopy (PFM) and second harmonic generation (SHG) spectroscopy. [10b-d,15,16] Based on ferroelectric α-In<sub>2</sub>Se<sub>3</sub> thin layers, we successfully fabricated six FeFET devices (details can be found in Figure S1 in the Supporting Information). All the FeFETs displayed the same electrical transport behavior. Figure 1b shows the optical image of one of the as-prepared FeFETs. The thickness of ferroelectric α-In<sub>2</sub>Se<sub>3</sub> few layer (thinnest area ≈2.6 nm, Figure 1c) was characterized by atomic force microscopy (AFM). We took the advantage of Raman spectrum to verify the crystal phase of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> used in the FeFET. As shown in Figure 1d, five characteristic

peaks at 89, 104, 180, 196, and 266 cm<sup>-1</sup> were observed. These phonon modes were in good agreement with the results from previous studies on ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>, [10b-d,15] such as the softening of A<sub>1</sub> phonon mode at 104 cm<sup>-1</sup>.

Figure 2 summarizes the typical electrical transport behavior of our 2D FeFET. The transfer characteristic of the device (device #2) is nonlinear and hysteretic. When sweeping the ferroelectric gate voltage cyclically from negative to positive and back to negative, the resistance of the graphene channel could be efficiently modulated with large and stable hysteresis as shown in Figure 2a. The observed electrical hysteresis loop could be regarded as a reflection of the ferroelectric nature of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. By applying the top-gate voltage ( $V_{TG}$ ), the electric dipoles in α-In<sub>2</sub>Se<sub>3</sub> were electrically polarized in the out-of-plane direction, either upward or downward. The electric polarizations would significantly dope graphene with different types of carriers via the induced screening charges, leading to the shift of the Fermi level  $(E_{\rm F})$  of the graphene. Accordingly, the resistance of the FeFET device was modulated. When the Fermi level was tuned to the Dirac point, the conducting graphene channel reached its maximum resistance ( $R_{\text{Max}}$ ) state. We found two  $R_{\text{Max}}$  states at  $V_{\text{TG}} = +1.4 \text{ V}$  and  $V_{\text{TG}} = 0 \text{ V}$ , respectively, in the forward (from negative to positive) and backward (from positive to negative) gate voltage sweeping. The apparent difference of  $R_{\text{Max}}$  on gate voltage was due to the requirement of coercive electric field  $(E_c)$  for the reversal of the ferroelectric domains in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. As a result, the resistance of our FeFET followed a




Figure 2. Operation characteristics of the 2D FeFET. a) The hysteretic ferroelectric gating in 2D α-In<sub>2</sub>Se<sub>3</sub> based FeFET device #2. The resistance follows a butterfly-like dependence on gate voltage. The electrical hysteresis loop can be enlarged by the range of the applied top gate voltage. b) Equivalent capacitor model of the 2D FeFET and the corresponding doping level in graphene. A capacitor is used to represent the top ferroelectric gate. The light green slab stands for the insulating hBN layer. The small color arrows represent the electric dipoles in α-In<sub>2</sub>Se<sub>3</sub>.

www.advancedsciencenews.com



www.afm-iournal.de

butterfly-like dependence on gate voltage other than the V-shape as observed in most graphene field-effect transistor with linear gate dielectric. By increasing the ferroelectric gate voltage, the hysteresis loop observed in the transfer characteristic curve was enlarged, due to the further electric polarization of ferroelectric domains in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. However, even under -2 or +3 V gate bias, equivalent to an electrical field strength at the order of 10<sup>5</sup> V cm<sup>-1</sup> in this device, the ferroelectric polarization in the top α-In<sub>2</sub>Se<sub>3</sub> thin layers did not get saturated. Similar hysteresis in the electric conductance of graphene channel was observed in other five FeFET devices with different thickness of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> thin films ranging from 2.6 to 70 nm as shown in Figure S1 in the Supporting Information. The thinnest FeFET device (device #1) displayed large and stable electric hysteresis with obvious dependence on the polarizing top gate voltage (Figure S3 and S4, Supporting Information). There was no thickness dependence of the resistance hysteresis (Figure S1, Supporting Information) as the ferroelectric polarization of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> tends to get saturated when the layer number is more than two.[10a] Moreover, it should be pointed out that the observed hysteretic dependence of resistance on V<sub>TG</sub> allowed us to explore the orientations of electric dipoles and the electric polarization reversal in our FeFET. We marked four different points with I, II, III, and IV on the transfer characteristic curve in the topmost panel of Figure 2a. Considering that the graphene used in this device was p-type (Figure S5b, Supporting Information), the corresponding configurations of electric dipoles at these four selected states, together with the different doping levels in graphene, were inferred as shown in Figure 2b. At points I and III, the bistable ferroelectric polarization in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> were established. The electric dipoles were well aligned to the external electric field, forming robust ferroelectric domains. With the upward electric polarization gating at point I, the Fermi level of graphene was lowered down below the Dirac point and it became a hole conductor. In contrast, at state III, it was n-type with electron doping. For the  $R_{\text{Max}}$  state at point II or IV, it was the intermediated state during the electric polarization reversal process either from I to III or from III to I, where the electric dipoles were out of order. The exact correspondence of the electric dipole orientations to the resistance allowed us to encode the binary logic bit "0" and "1" in our FeFET. For example, we might utilize the bistable ferroelectric states at points I and III. More importantly, with the retention feature of these ferroelectric dipoles, the information could be stored in the device.

In previous electrical transport studies of graphene and other vdW material–based FET, charge traps at defects or polar adsorbates have been frequently reported to cause similar hysteretic effects. [17] Such kind of phenomenon was unstable and could be significantly suppressed by vacuum treatment, postannealing, and substrate chemical modification. [18] Here, we emphasize that the hysteresis loop in the electrical measurements of the FeFET stems from the ferroelectric polarization reversal other than the charge traps at the interfaces or surfaces of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> thin layers in the following three aspects. First, the electrical measurements were carried out in vacuum with a relative slow voltage sweeping rate at 0.1 V s<sup>-1</sup>. When different voltage sweeping rates were applied, there was no appreciable difference in the transfer characteristic curves of the FeFET devices as shown in Figure S6 in the Supporting Information.

Adv. Funct. Mater. 2019, 29, 1808606

In addition, the estimated coercive electric field of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> thin layers from the FeFET was on the order of  $10^5$  V cm<sup>-1</sup>. This  $E_c$  strength was in good agreement with that reported in previous work with PFM measurements. [15] Last but most importantly, the hysteresis loop observed in our FeFET is highly reproducible and stable. In the same device, the  $R_{\rm Max}$  states were fixed at constant gate voltages in many measuring cycles. The butterfly-like transfer characteristic curve could be repeated from device to device (details can be found in Figure S1 in the Supporting Information). These results ruled out the possibility of the observed electric hysteresis mainly originating from the bound charges at the interface or defects.

With the confirmed electrical writing/readout of the ferroelectric states in the FeFET, we aimed to quantitatively study the electric polarization in  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> thin layers. To do this, we used the doping introduced by normal dielectric gating as a reference. In the device, the SiO2/Si substrate was utilized as a second gate (or back gate). Employing both the top ferroelectric gate and back SiO2/Si gate, we performed dual-gating electrical measurements. Figure 3a shows the resistance of FeFET as a function of  $V_{TG}$  under different back-gate voltages ( $V_{BG}$ ). To make a better clarification, we unfold the electrical hysteresis loop by symmetrically expanding the x axis. First of all, the background resistance decreased gradually when the  $V_{RG}$  changed from +40 to -40 V, due to the contribution from the uncovered graphene region of the ferroelectric top gate (Figure S2d, Supporting Information).<sup>[19]</sup> The resistance of graphene as a function of the  $V_{\rm BG}$  were shown in Figure S5b in the Supporting Information. Under each  $V_{BG}$ , the resistance was gated to the maximum twice in the back and forth  $V_{TG}$  sweeping. Every R<sub>Max</sub> was marked with triangles (red and blue for backward and forward  $V_{TG}$  sweeping, respectively). The required  $V_{TG}$  for  $R_{Max}$  was shifted when varying the  $V_{BG}$ , indicating that the  $R_{\text{Max}}$  was dependent on both  $V_{\text{TG}}$  and  $V_{\text{BG}}$ . For reaching  $R_{\text{Max}}$ , the Fermi level of graphene was tuned to cross its neutral Dirac point, which meant that the carrier doping generated from the ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> gating and the normal SiO<sub>2</sub>/Si gating (density noted as  $n_{TG}$  and  $n_{BG}$ , respectively) should compensate each other. Therefore, it is convenient to use an equivalent capacitor divider model (as shown in Figure 3b) to quantify the electric polarization (P) in ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>.<sup>[17a,b]</sup> We use  $C_{TG}$  and  $C_{BG}$  to represent the equivalent capacitances of top and back gate, respectively. To maintain the graphene being at its neutral charge point, the introduced doping follows

$$n_{\rm TG} = n_{\rm BG} + n_{\rm intrisic} \rightarrow C_{\rm TG} \cdot V_{\rm TG} = C_{\rm BG} \cdot V_{\rm BG} + n_{\rm intrinsic} \tag{1}$$

where  $n_{\rm intrinsic}$  is the intrinsic carrier density of graphene. The capacitance of the back gate is calculated to be 11.5 nF cm<sup>-2</sup> with  $C_{\rm BG} = \varepsilon_0 \varepsilon_{\rm SiO_2}/t$ , where  $\varepsilon_0$  is the vacuum permittivity,  $\varepsilon_{\rm SiO_2}$  is the dielectric constant of SiO<sub>2</sub> ( $\approx$ 3.9), and t is the thickness of SiO<sub>2</sub>. As the electric polarization of top ferroelectric gate is as much as  $C_{\rm TG} \cdot V_{\rm TG}$  in our FeFET, using Equation (1) we deduce the P-E hysteresis loop as figured in Figure 3c. The maximum induced P of the ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> thin layer in this device is estimated to be 0.92  $\mu$ C cm<sup>-2</sup> under the external field strength of  $5 \times 10^5$  V cm<sup>-1</sup> applied in the out-of-plane direction.

In nonvolatile memory devices, the building block is the recognizable and retentive physical quantities, where information can be stored and accurately read out. In Figure 2, the bistable

www.advancedsciencenews.com www.afm-journal.de




Figure 3. Electric polarization of 2D ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. a) The channel resistance as the function of top gate voltage under different  $V_{BG}$ . The x axis is symmetrically expanded for better clarification. The  $R_{\text{Max}}$  states at the neutral Dirac points are marked by blue and red triangles, respectively. b) Schematic of equivalent capacitor divider model. c) The P-E hysteresis loop of ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> thin layers. Polarization is calculated by using the SiO2/Si back gate as a reference without considering the intrinsic carrier density of graphene. The applied electric field strength is estimated by considering the film thickness of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> (50 nm).

ferroelectric states of the α-In<sub>2</sub>Se<sub>3</sub>, the upward and downward electric polarization (noted as  $P_{\uparrow}$  and  $P_{\downarrow}$ ), were proposed to be utilized. However, the corresponding resistances ( $R_{P_1}$  and  $R_{P_2}$ ) of these two states in the FeFET were almost indistinguishable. The  $\frac{\Delta R}{R}$  (defined as  $\frac{R_{R_1} - R_{R_2}}{R_{R_1} + R_{R_2}}$ ) was negligible at only 1%, which failed to provide good contrast for the readout of the binary logic bit. To overcome this issue, the symmetrical butterflylike resistance dependence on  $V_{TG}$  in the FeFET needs to be broken. One feasible way is to shift the Fermi level of graphene far away from its Dirac point prior to the ferroelectric doping, leading to that the electric polarization of  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> will only result in monotonical resistance modulation. Therefore, the  $\frac{\Delta R}{R}$ can be effectively enlarged. In the dual-gating electrical measurements, the  $E_F$  of graphene was slightly tuned by the backgate voltage. When varying  $V_{\mathrm{BG}}$ , the symmetric hysteresis loop was distorted, which could be clearly found in Figure S7a in the Supporting Information. The  $\frac{\Delta R}{R}$  was dependent on  $V_{\rm BG}$  and reached 4% under the  $V_{\rm BG}$  at +40 V (Figure S7b, Supporting Information). To further improve this contrast for a better recognition of  $P_{\uparrow}$  and  $P_{\downarrow}$ , we utilized heavily doped p-type graphene ( $E_{\rm F}$  at -0.2 eV, estimated by the Raman spectrum in Figure S8 in the Supporting Information) as the conducting channel in a new FeFET, named as p-FeFET for clarification. As shown in Figure 4a, the operation characteristic curve of the p-FeFET followed a single hysteresis loop, showing dramatic difference in resistance for  $R_{P_1}$  and  $R_{P_2}$  when electrically polarized at  $\pm$  3 V. The  $\frac{\Delta R}{R}$  was increased by one order, reaching 58.5%. This high contrast provided the basis for the binary logic bit encoding in our p-FeFET. With well-resolved  $R_{P_1}$  and  $R_{P_1}$ , we next tested the retention of the p-FeFET device. We first

applied pulsed ± 3 V gate voltages to make the logic bit ("1" or "0") writing of the device. After that, the electrical readout was performed from time to time with low reading bias (at 5 mV). Figure 4b showed the time dependence of the channel resistance. Both the resistances for  $P_{\uparrow}$  and  $P_{\downarrow}$  decayed slowly to constants but with opposite directions. After +3 V polarizing, the R decreased, while it increased with negative polarization. It should be pointed out that the residual resistances were still distinguishable in the time span of 1000 s. The observed evolution of the resistance on time in our p-FeFET was in accordance with the expectation of the remnant electric polarizations in ferroelectric  $\alpha$ -In<sub>2</sub>Se<sub>3</sub>. It could be evidenced by the fact that the residual resistances for  $P_{\uparrow}$  and  $P_{\downarrow}$  in Figure 4b were in good agreement with that of the zero-field states on the hysteresis loop as indicated by the red arrows in Figure 4a. The existence of retentive and recognizable resistance states paved the way for the application of our p-FeFET in nonvolatile data storage.

Another important issue for ferroelectric memory devices is the sustainability (or fatigue) of the switchable electric polarization. It has been shown that the ferroelectricity normally decreases or even vanishes after repeated polarization reversals.[20] This effect is understood as a result of the generation of trapping charges or atomic scale distortions during the writing/ erasing processes. To test the fatigue of our 2D FeFET, we applied AC voltage in the triangle wave form from -2 to +4 V at a repetition rate of 10 Hz (Figure S9a, Supporting Information) to reverse the electric polarization rapidly. After over 10<sup>5</sup> cycles of repeated writing and erasing, the electrical hysteresis loops of the FeFET were found to be well preserving as shown in Figure S9b in the Supporting Information. This observation www.advancedsciencenews.com

www.afm-journal.de




Figure 4. Demonstration of nonvolatile information storage in 2D FeFET. a) The hysteretic ferroelectric gating in p-FeFET. The upward and downward arrows represent the bistable ferroelectric polarizations in α-In<sub>2</sub>Se<sub>3</sub>. The small bidirectional red arrows in the hysteresis loop indicate the resistances states for the remnant electric polarizations. The inset shows the initial Fermi level of heavily doped p-type graphene. The red-dashed lines indicate the final  $E_F$  after the electric polarization of α-In<sub>2</sub>Se<sub>3</sub> thin layers. b) The retention performance of the remnant ferroelectric polarization. The residual resistance is still recognizable after 1000 s.

evidences that the ferroelectricity in 2D  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> is very robust against the perturbation of external electrical field, which lays the foundation for developing practical vdW material–based nonvolatile memory device.

#### 3. Conclusion

In summary, we have demonstrated the hysteretic ferroelectric gating and the nonvolatile memory effect in the hybrid 2D FeFETs. The bistable states of the ferroelectric polarization in  $\alpha\text{-In}_2Se_3$  can be electrically controlled and nondestructively read out. With an independent linear dielectric gating as a reference, we have quantitatively estimated the magnitude of the electric polarization of ultrathin  $\alpha\text{-In}_2Se_3$ . Our results in this study indicate that the integration of 2D ferroelectric with other vdW materials is promising for future electronic applications in nonvolatile information storage.

#### 4. Experimental Section

Sample Preparations and Device Fabrications: The bulk single crystal graphite and hBN used in this study were purchased from 2D Semiconductors, Inc.  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> thin layers were synthesized by chemical vapor deposition method. The ultrathin vdW materials, such as graphene and hBN, were prepared by the mechanical exfoliation method onto heavily doped n-type Si substrate with 300 nm SiO<sub>2</sub> on top and PDMS (Gel-Pak, WF-60-X4). The heterostructures were fabricated via all dry transfer technique. [14] Preselected ultrathin vdW layers were transferred from PDMS onto SiO<sub>3</sub>/Si wafer under an optical microscope with the help of a homemade XYZ mechanical manipulator. The process of the stacking was shown in Figure S10 in the Supporting Information. The FET devices were fabricated by standard optical lithography, with the electrodes made by deposition of 10 nm titanium and 80 nm aluminum via e-beam evaporator.

Topography Measurements and Raman Spectroscopy: The topography of the devices was characterized by AFM (Bruker Dimension Icon) at contact mode. Raman spectra were taken by using Horiba micro-Raman

system (Labram HR Evolution) with 633 nm laser excitation. The on-sample power of the excitation was 100  $\mu$ W.

Electric Measurements: Keysight B2900 source meter was used to measure the I–V characteristics of the FeFET devices. All the measurements were performed in a vacuum chamber with the pressure at  $5 \times 10^{-3}$  Pa. In the gate voltage sweeping measurements, different dwell times of every test point were used to verify that the transfer characteristic curves were independent of sweeping rate. The sweeping rate of 0.1 V s<sup>-1</sup> was finally chosen.

#### **Supporting Information**

Supporting Information is available from the Wiley Online Library or from the author.

#### **Acknowledgements**

S.W. and Y.L. contributed equally to this work. H.Z. conceived the idea and supervised the research. Z.L. and J.X. prepared the samples. S.W., W.L., and Y.L. fabricated the devices. S.W. and Y.L. carried out the transport and Raman spectrum measurements of the hybrid FeFETs. S.W., Y.L., and H.Z. analyzed the data, wrote the paper, and all authors commented on the manuscript. This work was supported by the National Key Research and Development Program of China (Grant Nos. 2017YFA0205004, 2017YFA0204904, and 2018YFA0306600), the National Natural Science Foundation of China (Grant Nos. 11674295, 11674299, 11374273, 11634011, and 51732010), the Fundamental Research Funds for the Central Universities (Grant Nos. WK2340000082, WK2340000063, and WK2060190084), Anhui Initiative in Quantum Information Technologies (Grant No. AHY170000), the Strategic Priority Research Program of Chinese Academy of Sciences (Grant No. XDB30000000), and the China Government Youth 1000-Plan Talent Program. This work was partially carried out at the USTC Center for Micro and Nanoscale Research and Fabrication.

### **Conflict of Interest**

The authors declare no conflict of interest.

www.advancedsciencenews.com

www.afm-journal.de

# Keywords

2D ferroelectric, FeFET, nonvolatile memory

Received: December 4, 2018 Revised: January 15, 2019 Published online: February 25, 2019

- a) L. W. Martin, A. M. Rappe, Nat. Rev. Mater. 2017, 2, 16087;
   b) J. F. Scott, C. A. Paz de Araujo, Science 1989, 246, 1400;
   c) J. F. Scott, Science 2007, 315, 954;
   d) N. Setter, D. Damjanovic, L. Eng, G. Fox, S. Gevorgian, S. Hong, A. Kingon, H. Kohlstedt, N. Y. Park, G. B. Stephenson, I. Stolitchnov, A. K. Taganstev, D. V. Taylor, T. Yamada, S. Streiffer, J. Appl. Phys. 2006, 100, 051606.
- [2] a) C. A. P. de Araujo, J. D. Cuchiaro, L. D. McMillan, M. C. Scott, J. F. Scott, *Nature* **1995**, *374*, 627; b) S. L. Miller, R. D. Nasby, J. R. Schwank, M. S. Rodgers, P. V. Dressendorfer, *J. Appl. Phys.* **1990**, *68*, 6463.
- [3] a) E. Y. Tsymbal, H. Kohlstedt, Science 2006, 313, 181; b) A. Chanthbouala, A. Crassous, V. Garcia, K. Bouzehouane, S. Fusil, X. Moya, J. Allibe, B. Dlubak, J. Grollier, S. Xavier, C. Deranlot, A. Moshar, R. Proksch, N. D. Mathur, M. Bibes, A. Barthélémy, Nat. Nanotechnol. 2012, 7, 101; c) H. Lu, A. Lipatov, S. Ryu, D. J. Kim, H. Lee, M. Y. Zhuravlev, C. B. Eom, E. Y. Tsymbal, A. Sinitskii, A. Gruverman, Nat. Commun. 2014, 5, 5518; d) Z. Xi, J. Ruan, C. Li, C. Zheng, Z. Wen, J. Dai, A. Li, D. Wu, Nat. Commun. 2017, 8, 15217.
- [4] a) J. Hoffman, X. Pan, J. W. Reiner, F. J. Walker, J. P. Han, C. H. Ahn, T. P. Ma, Adv. Mater. 2010, 22, 2957; b) R. C. G. Naber, C. Tanase, P. W. M. Blom, G. H. Gelinck, A. W. Marsman, F. J. Touwslager, S. Setayesh, D. M. de Leeuw, Nat. Mater. 2005, 4, 243; c) Y. Watanabe, Appl. Phys. Lett. 1995, 66, 1770; d) S. Mathews, R. Ramesh, T. Venkatesan, J. Benedetto, Science 1997, 276, 238; e) C. H. Ahn, S. Gariglio, P. Paruch, T. Tybell, L. Antognazza, J.-M. Triscone, Science 1999, 284, 1152; f) L. Zhang, X. G. Chen, H. J. Gardner, M. A. Koten, J. E. Shield, X. Hong, Appl. Phys. Lett. 2015, 107, 152906; g) J. Hoffman, X. Hong, C. Ahn, Nanotechnology 2011, 22, 254014
- [5] H. Shiga, D. Takashima, S. I. Shiratake, K. Hoya, T. Miyakawa, R. Ogiwara, R. Fukuda, R. Takizawa, K. Hatsuda, F. Matsuoka, Y. Nagadomi, D. Hashimoto, H. Nishimura, T. Hioka, S. Doumae, S. Shimizu, M. Kawano, T. Taguchi, Y. Watanabe, S. Fujii, T. Ozaki, H. Kanaya, Y. Kumura, Y. Shimojo, Y. Yamada, Y. Minami, S. Shuto, K. Yamakawa, S. Yamazaki, I. Kunishima, T. Hamamoto, A. Nitayama, T. Furuyama, IEEE J. Solid-State Circuits 2010, 45, 142
- [6] a) J. Junquera, P. Ghosez, Nature 2003, 422, 506; b) D. D. Fong, G. B. Stephenson, S. K. Streiffer, J. A. Eastman, O. Auciello, P. H. Fuoss, C. Thompson, Science 2004, 304, 1650; c) P. Gao, Z. Zhang, M. Li, R. Ishikawa, B. Feng, H.-J. Liu, Y.-L. Huang, N. Shibata, X. Ma, S. Chen, J. Zhang, K. Liu, E.-G. Wang, D. Yu, L. Liao, Y.-H. Chu, Y. Ikuhara, Nat. Commun. 2017, 8, 15549.
- [7] a) L. Alexey, F. Alexandra, H. V. Timothy, S. Pankaj, G. Alexei, S. Alexander, Adv. Electron. Mater. 2017, 3, 1700020; b) K. L. Kim, W. Lee, S. K. Hwang, S. H. Joo, S. M. Cho, G. Song, S. H. Cho, B. Jeong, I. Hwang, J.-H. Ahn, Y.-J. Yu, T. J. Shin, S. K. Kwak, S. J. Kang, C. Park, Nano Lett. 2016, 16, 334; c) Y. Zheng, G.-X. Ni, C.-T. Toh, M.-G. Zeng, S.-T. Chen, K. Yao, B. Özyilmaz, Appl. Phys. Lett. 2009, 94, 163505; d) Y. Zheng, G.-X. Ni, C.-T. Toh, C.-Y. Tan, K. Yao, B. Özyilmaz, Phys. Rev. Lett. 2010, 105, 166602; e) X. Hong,

- A. Posadas, K. Zou, C. H. Ahn, J. Zhu, *Phys. Rev. Lett.* **2009**, *102*, 136808; f) E. B. Song, B. Lian, S. M. Kim, S. Lee, T.-K. Chung, M. Wang, C. Zeng, G. Xu, K. Wong, Y. Zhou, H. I. Rasool, D. H. Seo, H.-J. Chung, J. Heo, S. Seo, K. L. Wang, *Appl. Phys. Lett.* **2011**, *99*, 042109.
- [8] a) M. Si, P.-Y. Liao, G. Qiu, Y. Duan, P. D. Ye, ACS Nano 2018, 12, 6700; b) M. Si, S. Gao, G. Qiu, J. Qin, Y. Duan, J. Jian, H. Wang, W. Wu, P. D. Ye, arXiv:1812.02933.
- [9] C. Ko, Y. Lee, Y. Chen, J. Suh, D. Fu, A. Suslu, S. Lee, J. D. Clarkson, H. S. Choe, S. Tongay, R. Ramesh, J. Wu, Adv. Mater. 2016, 28, 2923.
- [10] a) W. Ding, J. Zhu, Z. Wang, Y. Gao, D. Xiao, Y. Gu, Z. Zhang, W. Zhu, Nat. Commun. 2017, 8, 14956; b) Y. Zhou, D. Wu, Y. Zhu, Y. Cho, Q. He, X. Yang, K. Herrera, Z. Chu, Y. Han, M. C. Downer, H. Peng, K. Lai, Nano Lett. 2017, 17, 5508; c) C. Cui, W.-J. Hu, X. Yan, C. Addiego, W. Gao, Y. Wang, Z. Wang, L. Li, Y. Cheng, P. Li, X. Zhang, H. N. Alshareef, T. Wu, W. Zhu, X. Pan, L.-J. Li, Nano Lett. 2018, 18, 1253; d) F. Xue, J. Zhang, W. Hu, W.-T. Hsu, A. Han, S.-F. Leung, J.-K. Huang, Y. Wan, S. Liu, J. Zhang, J.-H. He, W.-H. Chang, Z. L. Wang, X. Zhang, L.-J. Li, ACS Nano 2018, 12, 4976; e) S. M. Poh, S. J. R. Tan, H. Wang, P. Song, I. H. Abidi, X. Zhao, J. Dan, J. Chen, Z. Luo, S. J. Pennycook, A. H. Castro Neto, K. P. Loh, Nano Lett. 2018, 18, 6340; f) C. Zheng, L. Yu, L. Zhu, J. L. Collins, D. Kim, Y. Lou, C. Xu, M. Li, Z. Wei, Y. Zhang, M. T. Edmonds, S. Li, J. Seidel, Y. Zhu, J. Z. Liu, W.-X. Tang, M. S. Fuhrer, Sci. Adv. 2018, 4, eaar7720; g) F. Xue, W. Hu, K.-C. Lee, L.-S. Lu, J. Zhang, H.-L. Tang, A. Han, W.-T. Hsu, S. Tu, W.-H. Chang, C.-H. Lien, J.-H. He, Z. Zhang, L.-J. Li, X. Zhang, Adv. Funct. Mater. 2018, 28, 1803738.
- [11] J. Xiao, H. Zhu, Y. Wang, W. Feng, Y. Hu, A. Dasgupta, Y. Han, Y. Wang, D. A. Muller, L. W. Martin, P. Hu, X. Zhang, *Phys. Rev. Lett.* 2018, 120, 227601.
- a) T. Eisuke, O. Kojiro, I. Hiroshi, Jpn. J. Appl. Phys. 2001, 40, 2917;
   b) T. Eisuke, F. Gen, I. Hiroshi, Jpn. J. Appl. Phys. 2000, 39, 2125.
- [13] a) J. Xue, J. Sanchez-Yamagishi, D. Bulmash, P. Jacquod, A. Deshpande, K. Watanabe, T. Taniguchi, P. Jarillo-Herrero, B. J. LeRoy, *Nat. Mater.* 2011, 10, 282; b) C. R. Dean, A. F. Young, I. Meric, C. Lee, L. Wang, S. Sorgenfrei, K. Watanabe, T. Taniguchi, P. Kim, K. L. Shepard, J. Hone, *Nat. Nanotechnol.* 2010, 5, 722
- [14] A. Castellanos-Gomez, M. Buscema, R. Molenaar, V. Singh, L. Janssen, H. S. van der Zant, G. A. Steele, 2D Mater. 2014, 1, 011002.
- [15] S. Wan, Y. Li, W. Li, X. Mao, W. Zhu, H. Zeng, Nanoscale 2018, 10, 14885.
- [16] T. Birol, Nature 2018, 560, 174.
- [17] a) H. Wang, Y. Wu, C. Cong, J. Shang, T. Yu, ACS Nano 2010, 4, 7221; b) Y. G. Lee, C. G. Kang, U. J. Jung, J. J. Kim, H. J. Hwang, H.-J. Chung, S. Seo, R. Choi, B. H. Lee, Appl. Phys. Lett. 2011, 98, 183508; c) P. Joshi, H. E. Romero, A. T. Neal, V. K. Toutam, S. A. Tadigadapa, J. Phys.: Condens. Matter 2010, 22, 334214; d) X. Hong, J. Hoffman, A. Posadas, K. Zou, C. H. Ahn, J. Zhu, Appl. Phys. Lett. 2010, 97, 033114; e) X. Hua, C. Yabin, Z. Jin, Z. Haoli, Small 2012, 8, 2833.
- [18] a) T. Lohmann, K. von Klitzing, J. H. Smet, Nano Lett. 2009, 9, 1973;
  b) S. Unarunotai, Y. Murata, C. E. Chialvo, H.-S. Kim, S. MacLaren, N. Mason, I. Petrov, J. A. Rogers, Appl. Phys. Lett. 2009, 95, 202101;
  c) M. Lafkioti, B. Krauss, T. Lohmann, U. Zschieschang, H. Klauk, K. V. Klitzing, J. H. Smet, Nano Lett. 2010, 10, 1149.
- [19] a) S. Kim, J. Nah, I. Jo, D. Shahrjerdi, L. Colombo, Z. Yao, E. Tutuc,
   S. K. Banerjee, Appl. Phys. Lett. 2009, 94, 062107; b) B. Lee,
   G. Mordi, M. J. Kim, Y. J. Chabal, E. M. Vogel, R. M. Wallace,
   K. J. Cho, L. Colombo, J. Kim, Appl. Phys. Lett. 2010, 97, 043107.
- [20] I. Stolichnov, A. Tagantsev, N. Setter, J. S. Cross, M. Tsukada, Appl. Phys. Lett. 1999, 74, 3552.