An Operational Happens-Before Memory Model (extended version)

Yang Zhang and Xinyu Feng
University of Science and Technology of China

Abstract. Happens-before memory model (HMM) is used as the basis of Java memory model (JMM). Although HMM itself is simple, some complex axioms have to be introduced in JMM to prevent the causality loop, which causes absurd out-of-thin-air reads that may break the type safety and security guarantee of Java. The resulting JMM is complex and difficult to understand. It also has many anti-intuitive behaviors, as demonstrated by the “ugly examples” by Aspinall and Ševčík [3]. Furthermore, HMM (and JMM) specify only what execution traces are acceptable, but say nothing about how these traces are generated. This gap makes it difficult for static reasoning about programs.
In this paper we present OHMM, an operational variation of HMM. The model is specified by giving an operational semantics to a language running on an abstract machine designed to simulate HMM. Thanks to its generative nature, the model naturally prevents out-of-thin-air reads. On the other hand, it uses a novel replay mechanism to allow instructions to be executed multiple times, which can be used to model many useful speculations and optimization. The model is weaker than JMM for lockless programs, thus can accommodate more optimization, such as the reordering of independent memory accesses that is not valid in JMM. Program behaviors are more natural in this model than in JMM, and many of the anti-intuitive examples in JMM are no longer valid here. We hope OHMM can serve as the basis for new memory models for Java-like languages.

1 Introduction

A memory model of a programming language specifies how memory accesses are made during program execution. It serves as a contract between programmers and the language implementation. The most well-known model is the sequential consistency (SC) model proposed by Lamport[9]. It requires that one memory operation is executed at a time, and the operations issued from each thread are executed following their orders in the program (a.k.a. program-order).

However, the idealized SC model is too expensive to implement in practice, which prevents useful optimizations in hardware and compilers. The optimizations are designed to preserve behaviors of sequential programs, but may produce unexpected behaviors in a concurrent setting [4]. For instance, in the following program, we use $x, y$ to represent shared (non-volatile) variables, and $r$ for
thread-local variables (registers). It is impossible to get the result \( r_1 = r_2 = 0 \) under the SC model, but the result could be produced if the compiler decides to flip lines 1 and 2 since they have no data dependency.

**Example 1.** Initially \( x = y = 0 \).

\[
\begin{align*}
1 &: \ x := 1; \quad 3 : \ y := 1; \\
2 &: \ r_1 := y; \quad 4 : \ r_2 := x;
\end{align*}
\]

Result: \( r_1 = r_2 = 0 \)?

Models allowing this kind of optimizations are called relaxed memory models. Many such models have been proposed for computer architectures to allow optimization in processors [1]. For programming languages, their memory models could be more complex since they have to reflect optimization both in compilers and in processors. In general, the memory model of programming languages should satisfy the following requirements:

- The model is usable by programmers. This means it should satisfy DRF-guarantee, which says Data-Race-Free programs have the same behaviors in this model as those in the SC model.
- The model cannot be too strong to prohibit important optimization techniques, especially those already used heavily in existing compilers. The weaker the model is, the more optimization it allows.
- Following the above two requirements, ideally the model should allow any behaviors of programs with races, and guarantee SC behaviors of DRF programs. However, for Java-like type safe and secure languages, we may want racy programs to be safe and secure too. This means the model cannot be too weak for racy programs. For instance, it should not produce out-of-thin-air values.

It is very challenging to define a memory model satisfying all the requirements. The common practice (including this work) is to make the set of rules defining the model as simple as possible, but at the same time being able to simulate the program behaviors under versatile optimization techniques. Sometimes the simulation of the behaviors has little to do with their cause in the real world, thus looks ad-hoc.

Java uses a happens-before memory model (HMM) as the basis for JMM. The basic HMM is very simple and weak, which satisfies the second requirement well, but its causality circle (which we will explain in Sec. 2) generates out-of-thin-air values and breaks the type-safety and security requirement. It also breaks the DRF-Guarantee. To avoid the causality circle, JMM introduces 9 axioms to further constrain the acceptable execution traces [12]. They are known as the most complex part of the model. The intuition behind these axioms is difficult to understand. Also, due to the non-generative nature of the model, the link between programs and their legal execution traces is missing, which means it is difficult to infer program behaviors in this model by looking at the code statically. Others also point out that JMM fails to permit some behaviors that
should be allowed [5], and it has many anti-intuitive features, as demonstrated by the “ugly examples” by Aspinall and Ševčík [3].

In this paper we present OHMM, an operational variation of HMM. The model is specified by giving an operational semantics to a language running on an abstract machine. This operational approach shows how programs are executed line-by-line. It makes many hidden details in HMM (and JMM) explicit, such as register (or local variable) dependency and control dependency. The model satisfies the aforementioned three requirements. Its generative nature prevents the class of causality circle that generates out-of-thin-air values and breaks DRF-guarantee. On the other hand, it uses a novel replay mechanism to allow instructions to be executed multiple times, which can be used to simulate many useful speculation and optimization. Our model satisfies DRF-guarantee, but is weaker than JMM for programs with no locks or volatile variables. Many of the anti-intuitive examples in JMM [3] would not show in our model. We also prove the validity (semantics preservation) of a class of program transformations in our model, many of which are not valid in JMM.

We want to emphasize that OHMM is a new memory model that is not compliant with JMM, as we mentioned above. The main focus of this work is to explore the use of the replay mechanism to simulate speculation operationally, which makes the model weak enough but can naturally avoid out-of-thin-air values and some anti-intuitive features of JMM. To be focused, we formulate the model using a simple imperative language and ignore many language features of Java, such as object initialization, final fields and I/O. Although we hope the idea can serve as the basis for the next generation memory models for Java-like languages, the model in its current form is far from ready to serve as a replacement of JMM.

In the rest of this paper, we give an overview of HMM in Sec. 2. Then we introduce our abstract machine and OHMM informally in Sec. 3, and present the model formally as the operational semantics of the machine in Sec. 4. In Sec. 5 we show more examples to explain the model, with a detailed comparison with JMM at the end. We discuss related works and conclude in Sec. 6. In the appendix we define and prove the DRF-guarantee, and prove the semantics preservation of a class of program transformations in our model.

2 An Overview of HMM

In HMM, a program execution is modeled as a set of memory access events and some orders between them, including the program order and the synchronization order. The program order \( p_o \) is a total order among events executed by the same thread. It reflects the sequence of events generated by a sequential thread following the program text. The synchronization order \( s_o \) is a total order among all synchronization events, which are acquire/release of locks and read/write of volatile variables. \( s_o \) needs to be consistent with \( p_o \), that is, synchronization events from the same thread must be ordered in \( s_o \) the same way as in \( p_o \).
The synchronization-with order $\xrightarrow{\text{sw}}$ can be derived as a relation between a release of a lock and the next acquire event (following $\xrightarrow{\text{so}}$) of the same lock, or a write of a volatile variable and the next read (following $\xrightarrow{\text{so}}$) of the same variable. So we know $\xrightarrow{\text{sw}}$ is a partial order and a subset of $\xrightarrow{\text{so}}$. We demonstrate $\xrightarrow{\text{po}}$ and $\xrightarrow{\text{sw}}$ in Fig. 1.

The happens-before order $\xrightarrow{\text{hb}}$ is then defined as the transitive closure of the union of $\xrightarrow{\text{po}}$ and $\xrightarrow{\text{sw}}$. In Fig. 1, we have $A \xrightarrow{\text{hb}} B$ and $A \xrightarrow{\text{hb}} C$, but not $B \xrightarrow{\text{hb}} C$ or $C \xrightarrow{\text{hb}} B$. In HMM, a read $r$ can see the write $w$ that immediately happens before it (that is, $w \xrightarrow{\text{hb}} r$ and $\neg \exists w', w \xrightarrow{\text{hb}} w' \xrightarrow{\text{hb}} r$), or any write $w$ that is not happens-before ordered with $r$ ($\neg (w \xrightarrow{\text{hb}} r \lor r \xrightarrow{\text{hb}} w)$). We say a program is data-race-free (DRF) if, for every execution, a read can only see the write that immediately happens before it.

HMM is a very weak model. It allows the behavior in Example 1. Line 2 can get the value written by line 3 since they are not happens-before ordered. For the same reason line 4 can get the value written by line 1.

**Problems with HMM.** The obvious problem with HMM and other axiomatic memory models is that they only define what are acceptable executions. This is useful for dynamic testing, but not good for static reasoning because of the gap between programs and their executions. In other words, we cannot tell how program behaves in these models just by looking at the code.

A more serious problem is the causality circle. The happens-before order was originally introduced by Lamport [8] to describe the causality relations between actions in message-passing based distributed systems. For racy programs in the shared-memory model, the order fails to capture the de-facto causality between a write from one thread and the following read of it from another. The following examples by Manson et al. [12] show the problem.
Example 2. Initially $x = y = 0$.

\begin{align*}
1: & \quad r_1 := x; \quad 4: \quad r_2 := y; \\
2: & \quad \text{if } (r_1 \neq 0) \quad 5: \quad \text{if } (r_2 \neq 0) \\
3: & \quad y := 42; \quad 6: \quad x := 42; \\
\end{align*}

Result: $r_1 = r_2 = 42$?

Both results in the above examples are allowed in HMM. The first example shows HMM does not have DRF-guarantee because the program is race-free. In SC semantics, the left thread could not access $y$, neither would the right thread access $x$. However, the result is possible in HMM because of a self-justifying causality circle: we speculate that line 3 will be executed, then line 4 gets 42, then we execute lines 6 and 1, which makes $r_1 = 42$ and justifies our speculation. The second example shows HMM allows out-of-thin-air read. The result is allowed for a similar reason.

To solve these problems, JMM introduces causality requirements to define valid executions [12]. As pointed out by many researchers, the resulting model is difficult to understand [2, 6], and is not completely satisfactory either [5, 3].

3 Informal Development of OHMM

In this section, we give a detailed semi-formal presentation of our memory model, including the language, the model of an abstract machine, and how code is executed on it. The model is formally defined as operational semantics of the machine in the next section.

3.1 The Language

\begin{align*}
(Number) \quad n & \in \text{Integer} \\
(NormVar) \quad x, y, z, \ldots \\
(VolVar) \quad v, v_1, v_2, v_3, \ldots \\
(Lock) \quad l & := l_0 | l_1 | l_2 | \ldots \\
(Reg) \quad r & := r_0 | r_1 | r_2 | \ldots \\
(Expr) \quad E & := r | n | \text{op}(E_1, \ldots, E_n) \\
(Instr) \quad t & := t_n | t_s \\
(NonSyncI) \quad t_n := x := r | r := x \\
& \quad \mid r := E \mid x := n \\
(SyncI) \quad t_s := v := r \mid r := v \mid v := n \\
& \quad \mid \text{lock } l \mid \text{unlock } l \\
(Stmts) \quad C & := t \mid \text{skip} \mid C, C \\
& \quad \mid \text{if } r \text{ then } C \text{ else } C \\
& \quad \mid \text{while } r \text{ do } C \\
(ThrdID) \quad \text{tid} & \in \text{Nat} \\
(Program) \quad P & := \text{tid}.C \mid \text{tid}.C || P
\end{align*}

Fig. 2. Syntax of the language

Syntax of the language is presented in Fig. 2. A program $P$ consists of one or more sequential threads. Each thread has a thread id $\text{tid}$ and a statement
A statement may be a primitive instruction \( \iota \), a \textbf{skip}, or composition of them. Primitive instructions are classified into synchronization instructions \((\iota_s)\) or normal ones \((\iota_n)\). Normal instructions include accesses of non-volatile variables or pure instructions \((r := E)\). Accesses of volatile variable and acquire/release of locks are synchronization instructions. We use \( r \) to represent registers (thread-local variables), \( x, y \) and \( z \) for shared non-volatile variables, and \( v_1 \) and \( v_2 \) for volatile ones. An expression \( E \) is a mathematical operation over constants and registers. We say \( r := E \) is pure since it does not access shared variables.

3.2 The Abstract Machine

We demonstrate the abstract machine model in Fig. 3. Comparing with the ideal SC model, ordering of memory reads and writes on this machine can be relaxed by three important constructs: the event buffer, the history-based memory, and the thread-local replay buffers (“r-buff” in Fig. 3). Processors run threads and issue events. Events are put in the event buffer, which allows us to relax the execution order between events with no data dependency. The history-based memory keeps all the historical values written to each normal variable, so there may be more than one values visible to each memory read. This further relaxes the model. We also allow a thread to execute an instruction multiple times by replaying the corresponding event. When an event is executed, it could be duplicated, put into the thread-local replay buffer, and executed a second time later. This allows us to simulate speculation or program analysis in compilers.

Here we want to emphasize that this is an abstract machine designed to simulate relaxed behaviors of programs only. We do not intend to use it to faithfully model real-world hardware or software optimization.
(Timer) \( t \in \text{Nat} \)

(TStamp) \( ts ::= \langle \text{tid}, t \rangle | \text{init} \)

(Event) \( e ::= \langle ts, i \rangle \)

(Event Buer) \( b, rb ::= \{ e_0, \ldots, e_n \} \)

(RegFile) \( rf ::= \{ r_{t_0} \sim n_{t_0}, \ldots, r_k \sim n_k \} \)

(ThreadQ) \( TQ ::= \{ \text{tid}_0 \sim (rf_0, rb_0), \ldots, \text{tid}_k \sim (rf_k, rb_k) \} \)

(Viewed) \( \mu ::= \text{true} | \text{false} \)

(WtOpr) \( wv ::= \langle ts, n, \mu \rangle \)

(SyncAct) \( \text{syn} ::= \langle ts, \text{st}, v \rangle | \langle ts, \text{ld}, v \rangle \)

(SyncAct) \( \text{init} ::= \langle ts, \text{ld}, v \rangle | \langle ts, \text{acq}, l \rangle \)

(HistOpr) \( o ::= wv | \text{syn} \)

(History) \( h ::= \{ o_0, \ldots, o_n \} \)

(history) \( m ::= \{ x \sim h_1, y \sim h_2, \ldots, v_1 \sim n_1, v_2 \sim n_2, \ldots \} \)

(LockSet) \( L ::= \{ l_0 \sim \text{tid}_0, \ldots, l_k \sim \text{tid}_k \} \)

(State) \( \sigma ::= \langle TQ, m, b, t, L \rangle \)

Fig. 4. Model of the abstract machine

Events and Event Buffer. Each thread in the program \( P \) runs on a processor of the machine. Execution of the threads follows the standard interleaving semantics (as in SC model). However, when an instruction is executed, the effect does not take place immediately. Instead, the processor issues a corresponding event and puts it into the global event buffer. As shown in Fig. 4, the event buffer \( b \) is modeled as a set of events. An event \( e \) is a pair \( \langle ts, i \rangle \). It wraps the instruction \( i \) with a timestamp \( ts \) recording when and by whom it is issued. A timestamp \( ts \) is a pair consisting of a thread id and a logical time \( t \). The latter is a global counter shared by all processors (see Fig. 3). It increases when an event is put into the event buffer. Below we use the dot notation \( ts_{\text{tid}} \) and \( ts_t \) to refer to the first and second element of \( ts \), respectively. There is also a special timestamp \( \text{init} \), which represents the time when the machine configuration is initialized.

With timestamps, we could tell if two events are issued by the same thread, and, if yes, which one is issued earlier. We say \( ts < ts' \) if they have the same thread id and the logical time of \( ts \) is smaller than \( ts' \). \( \text{init} \) is smaller than all other timestamps. The formal definition is given in Fig. 5.

Thread Local Data and the Thread Queue. Each thread has a register file \( rf \) (“reg” in Fig. 3), which maps register names to integer values. It also has a local replay buffer \( rb \), which will be explained later in Sec. 3.5. The thread queue \( TQ \) is defined as a mapping from thread id to its local state.

History-Based Memory. The shared memory maps variable names to values. We model volatile and non-volatile variables differently. A volatile memory cell contains the value stored at the variable only. For the non-volatile one, we keep all the historical write events. A write to this variable does not overwrite previous values. Instead, we put a new write action into the memory cell, which is a history \( h \) containing write or synchronization actions.

A write action is a triple \( \langle ts, n, \mu \rangle \). It records the timestamp and the written value \( n \). The boolean flag \( \mu \) records if this write has been seen by other threads (so it is initially \( \text{false} \)). It is used to replay write events, which we will explain.
$ts_1 < ts_2 \triangleq ts_1 = \text{init} \land ts_2 \neq ts_1 \lor ts_1.tid = ts_2.tid \land ts_1.t < ts_2.t$

$UseR(E) \triangleq \begin{cases} \{ r \} & \text{if } E = r \\ \emptyset & \text{if } E = n \\ \bigcup_{e \in [1..n]} UseR(E_e) & \text{if } E = \text{op}(E_1, \ldots, E_n) \end{cases}$

$UseR(t) \triangleq \begin{cases} \{ r \} & \text{if } t = (r := r) \\ UseR(E) & \text{if } t = (r := E) \\ \emptyset & \text{otherwise} \end{cases}$

$UpdR(t) \triangleq \begin{cases} \{ r \} & \text{if } t = (r := r) \\ \emptyset & \text{otherwise} \end{cases}$

$UpdR(rb) \triangleq \bigcup_{e \in rb} UpdR(e.t)$

$UseM(t) \triangleq \begin{cases} \{ x \} & \text{if } t = (r := x) \\ \emptyset & \text{otherwise} \end{cases}$

$UpdM(t) \triangleq \begin{cases} \{ x \} & \text{if } t = (x := x) \\ \emptyset & \text{otherwise} \end{cases}$

$e_1 \xleftarrow{r} e_2 \triangleq e_1.ts < e_2.ts \land (UseR(e_1.t) \cap UpdR(e_2.t)) \neq \emptyset \lor UseR(e_2.t) \cap UpdR(e_1.t) \neq \emptyset \lor UpdR(e_1.t) \cap UpdR(e_2.t) \neq \emptyset$

$e_1 \xleftarrow{b} e_2 \triangleq e_1.ts < e_2.ts \land (e_2.t = (\text{unlock } \_)) \lor e_2.t = (v := r) \lor e_1.t = (r := v) \lor e_1.t = (r := v)$

$e_1 \xleftarrow{m} e_2 \triangleq e_1.ts < e_2.ts \land UpdM(e_1.t) \cap UseM(e_2.t) \neq \emptyset$

$e_1 \xleftarrow{e} e_2 \triangleq e_1.t.s < e_2.t.s \land SyncI \land e_2.t.s < SyncI$

$e_1 \xleftarrow{a} e_2 \triangleq (e_1 \xleftarrow{r} e_2) \lor (e_1 \xleftarrow{b} e_2) \lor (e_1 \xleftarrow{m} e_2) \lor (e_1 \xleftarrow{a} e_2)$

readyR(ts, r, b) $\triangleq \neg \exists (e \in b). e.ts < ts \land r \in UpdR(e.t)$

Fig. 5. Dependency between events, and auxiliary definitions

in Sec. 3.5. Synchronization actions syn include acquire/release of locks and load/store of volatile memory cells.

The whole machine state $\sigma$ consists of a thread queue $TQ$, memory $m$, event buffer $b$, timer $t$, and lock set $L$. $L$ maps a lock to the id of the owner thread.

3.3 Execution Order of Events

Events in the event buffer do not have to be executed following the program order. They can be executed any time as long as the following dependency requirements are satisfied (see Fig. 5 for the formal definitions).

- Register dependency ($e_1 \xleftarrow{r} e_2$). Event $e_2$ must wait for the execution of an earlier event $e_1$ if one of them reads or updates a register being updated by another. In Fig. 5, we use $UseR(t)$ and $UpdR(t)$ to represent the set of registers read or updated by $t$ respectively.

- Memory dependency ($e_1 \xleftarrow{m} e_2$). A read $e_2$ must wait for an earlier write $e_1$ if $e_2$ reads the variable being updated by $e_1$. In Fig. 5 we use $UseM(t)$ and $UpdM(t)$ to represent the set of non-volatile variables read or updated by $t$.

- Barriers ($e_1 \xleftarrow{b} e_2$). Memory accesses must wait for earlier lock-acquire events or read of volatile variables. Release of lock or write of volatile variables must wait for all earlier memory accesses.
Synchronization order ($e_1 \leq^e e_2$). The execution of synchronization events (acquire/release of locks and read/write of volatile variables) must follow the order in which they are put into the event buffer, no matter whether they are issued by the same thread or not. This order explains why we need the timer $t$ to be global in $\sigma$.

It may look strange that $\leq^m$ does not ask write events to wait for earlier reads or writes. We will explain this below when we introduce the history-based memory and the execution of memory accesses.

With the event buffer, we allow the result shown in Example 1. The following events could be issued following the interleaving semantics.

\[
\langle \langle \text{tid}_1, 0 \rangle, x := 1 \rangle, \quad \langle \langle \text{tid}_2, 1 \rangle, y := 1 \rangle \quad \langle \langle \text{tid}_2, 2 \rangle, r_2 := x \rangle, \quad \langle \langle \text{tid}_1, 3 \rangle, r_1 := y \rangle
\]

We could get the result by executing events in the order of $2 - 3 - 0 - 1$, where the number refers to the logical time of the corresponding event.

In all the examples below, we follow the convention that the initial values of all memory cell are 0. That is, for all non-volatile variable $x$, we have (init, 0, true) $\in m(x)$.

**Example 3.**

\[
1 : x := 1; \\
2 : v_1 := 1; \\
3 : r_1 := v_1; \\
4 : \text{if} (r_1) \quad r_2 := x;
\]

Result: $r_1 = 1$ and $r_2 = 0$? Disallowed!

This is because the event $e_2$ generated from line 2 cannot be executed earlier than $e_1$ from line 1, since $e_1 \leq^b e_2$. Similarly, line 4 depends on line 3. Therefore, line 1 must have been executed when line 3 reads value 1. This is actually a data-race-free program.

### 3.4 Histories and Memory Accesses

The reordering of events allows us to produce many relaxed behaviors already. However, it is not weak enough if we use a standard model of memory where each memory cell contains only the most recently written value. The following example shows why it is useful to keep the history of all memory updates.

**Example 4 (Taken from [11].).**

\[
1 : x := 1; \\
2 : r_1 := x; \\
3 : x := 2; \\
4 : r_2 := x
\]

Result: $r_1 = 2$ and $r_2 = 1$?

The result is allowed in JMM, but cannot be produced by reordering since we cannot reorder events from the same thread due to dependency $\leq^m$. Below we introduce history into the model and explain how memory cells are accessed.
AddSyn(m, syn) \text{ def } \lambda x. \begin{cases} h \cup \{ \text{syn} \} & \text{if } m(x) = h \\ n & \text{if } m(x) = n \end{cases}

o_1 \prec^{po} o_2 \text{ def } o_1.ts < o_2.ts

o_1 \prec^{sw} o_2 \text{ def } o_1.ts.t < o_2.ts.t

\land (\exists v. o_1 = \langle \text{st}, v \rangle \lor o_2 = \langle \text{ld}, v \rangle) \lor \exists l. o_1 = \langle \text{rel}, l \rangle \land o_2 = \langle \text{acq}, l \rangle

\prec^{hb}_h o_1 \prec^{hb}_h o_2 \text{ def } (o_1, o_2) \in ((\prec^{po} \cup \prec^{sw}) \cap (h \times h))^+

ts \prec^{hb}_h o \text{ def } \exists n, \mu. \langle ts, n, \mu \rangle \prec^{hb}_{h\cup\{(ts,n,\mu)\}} o

\prec^{hb}_h o \text{ def } \exists n, \mu. o \prec^{hb}_{h\cup\{(ts,n,\mu)\}} \langle ts, n, \mu \rangle

\text{visible}(ts, wv, h) \text{ def } wv \prec^{hb}_h ts \land \neg \exists wv'. wv \prec^{hb}_h wv' \land wv' \prec^{hb}_h ts \lor \neg (wv \prec^{hb}_h ts \lor ts \prec^{hb}_h wv)

\text{Fig. 6. More auxiliary definitions}

\text{Writes of non-volatile variables.} \text{ For a write } \langle ts, x := r \rangle, \text{ we simply put the write action } \langle ts, n, \text{false} \rangle \text{ into the history } m(x), \text{ where } n \text{ is the value of } r \text{ if it is ready to use (see } \text{readyR}(ts, r, b) \text{ in Fig. 5). The flag } \text{false} \text{ means this write has not been seen by other threads. We will explain its use later.}

\text{Reads and writes of volatile variables.} \text{ We only keep the most recent value of a volatile variable. Reads get the value, and writes overwrite it. However, since accesses of volatile memory are synchronization operations, we record the actions } \langle ts, \text{st}, v \rangle \text{ or } \langle ts, \text{ld}, v \rangle \text{ in the history of every non-volatile variable (see } \text{AddSyn(m, syn)} \text{ in Fig. 6 for the formal definition). Similarly, we also record every acquire and release of locks in every history.}

\text{Reads of non-volatile memory.} \text{ To show how read of non-volatile memory works, we first define in Fig. 6 the happens-before order } \prec^{hb}_h, \text{ which is the transitive closure of the union of program order } \prec^{po}_h \text{ and synchronizes-with order } \prec^{sw}_h, \text{ with the extra requirement that only actions in } h \text{ are ordered. Note the happens-before order, the program order and the synchronizes-with order here share the same name and intuition with those in HMM explained in Sec. 2, but the definitions are not identical. Then we overload } \prec^{hb}_h \text{ to represent that an action } o \text{ in } h \text{ happens before } ts (o \prec^{hb}_h ts) \text{ or the inverse } (ts \prec^{hb}_h o).

A read issued at } ts \text{ can get the value of any write } wv \text{ visible in } h, \text{ i.e., } \text{visible}(ts, wv, h) \text{ holds. Defined in Fig. 6, the visibility requires that } wv \text{ is the most recent write that happens before } ts, \text{ or } wv \text{ and } ts \text{ are not happens-before ordered. If a write action } \langle ts, n, \_ \rangle \text{ is seen by a read from a thread different from } ts.tid, \text{ we mark the } \mu \text{ field of the write with } \text{true}, \text{ so the write action in the history becomes } \langle ts, n, \text{true} \rangle.

Now we can see the result in Example 4 is allowed. We execute the writes at lines 1 and 3 first. The read at line 2 can see both writes. The write at line 1 happens before it, and there is no happens-before relation between this read and the write at line 3. Similarly both writes are visible to line 4.
Example 5. In the following sequential program, we could execute the second command first, without affecting the final result ($r_1 = 0$).

\[
\begin{align*}
    r_1 &:= x; \quad x := 1;
\end{align*}
\]

This is because the read event has smaller timestamp than the write, since events are issued following the program order. Even if we execute the write first, the value 1 is not visible to the read, which only sees the initial value 0.

3.5 Replay of Events

Many compiler optimizations are based on results of program analysis. The resulting relaxed behaviors cannot be simulated by the machine we have so far.

Example 6 (Adapted from [12].).

\[
\begin{align*}
    1 : & \quad r_1 := x; \\
    2 : & \quad r_2 := r_1; \\
    3 : & \quad r_3 := (r_1 == r_2); \\
    4 : & \quad \texttt{if} \ (r_3) \\
    5 : & \quad y := 42 \\
\end{align*}
\]

Result: $r_1 = r_2 = r_4 = 42$? It should be allowed since the compiler may realize the test at line 4 is always true and line 5 must be executed. Then line 5 can be executed before lines 1 and 2 since there is no dependency. In our machine, we must execute lines 1, 2, and 3 before 5 because of the register dependency, thus the result cannot be generated.

To simulate the program transformation made by the compiler, we notice that the compiler needs to first scan the first three lines before it decides the test at line 4 is always true, then it does the code transformation and reorders lines 1 and 2 with line 5. We could simulate the transformation by duplicating lines 1 and 2 and put the extra copy below line 5:

\[
\begin{align*}
    1 : & \quad r_1 := x; \\
    2 : & \quad r_2 := r_1; \\
    3 : & \quad r_3 := (r_1 == r_2); \\
    4 : & \quad \texttt{if} \ (r_3) \\
    5 : & \quad y := 42 \\
    1' : & \quad r_1 := x; \\
    2' : & \quad r_2 := r_1;
\end{align*}
\]

The sequential behavior of the resulting thread is unchanged. We are using the first copy of lines 1 and 2 to simulate the static analysis pass, and the second copy (lines 1’ and 2’) for the real execution after reordering with line 5.

Based on this observation, we allow an event to be executed multiple times by putting it into a thread-local replay buffer when it is executed. Later we can move it back from the replay buffer to the event buffer, so that it can be executed a second time. Note that we do not change the timestamp of the duplicated event. Therefore, in Example 5, even if we duplicate the read event and replay it after the execution of the write, the value of $r_1$ can only be 0, for the same reason explained in Example 5. However, the following example shows unrestricted replay may change the sequential behavior of threads (thus break the DRF-guarantee) or produce out-of-thin-air values.
Example 7.

<p>| | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>r₁ := 1;</td>
<td>1</td>
<td>r₁ := 1;</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>r₁ := 2;</td>
<td>2</td>
<td>r₂ := r₁;</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>x := r₁;</td>
<td>3</td>
<td>x := r₁;</td>
<td>6</td>
</tr>
<tr>
<td>4</td>
<td>r₂ := x;</td>
<td></td>
<td>7</td>
<td>r₃ := x;</td>
</tr>
<tr>
<td>5</td>
<td>r₂ := r₂ + 1;</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(a) r₁ = 1? (b) r₂ = 2? (c) r₃ = 3?

In Example 7 (a), the result is allowed by replaying line 1 only. In (b), the result is allowed by replaying line 2 but not line 1. In (c), we can get the result by replaying line 1, 2 and 3 after we execute lines 1 to 6 sequentially. The result 3 is out-of-thin-air and should be disallowed.

To address this problem, we need to enforce two principles when replaying events. First the replay cannot change sequential behaviors of programs (to forbid Example 7 (a) and (b)). Second, a write could be replayed only if its value has not been seen by other threads at the time of replay. This is to forbid Example 7 (c). Technically, we need to follow the rules below:

- If event e reads or writes registers that are updated by an event e' in the replay buffer rb, e must be replayed too. The dependency is formulated as \((UseR(e.i) \cup UpdR(e.i)) \cap UpdR(rb) \neq \emptyset\), where UpdR(rb) is the set of registers updated by events in rb, as defined in Fig. 5. In Example 7(a), if the event generated by line 1 is in rb when we execute line 2, we must also replay line 2. Therefore it is impossible to get r₁ = 1 at the end.

- If event e uses register r (i.e., \(r \in UseR(e.i)\)), but the preceding event that sets the value of r is not in the replay buffer (i.e., \(r \notin UpdR(rb)\)), we must not replay e. Otherwise, the replay of e may see updates of r by subsequent instructions, which changes sequential behavior of programs. In Example 7(b), if we replay line 2 but not line 1, the duplicate of line 2 may see the update of r₁ by line 3. This rule prevents this from happening.

- If neither of the two conditions holds, we could execute e and decide nondeterministically whether to put it into the replay buffer rb or not.

- If both of the first two conditions hold, execution of e is stuck until one of them becomes false. Readers who want to see a formal definition of all these constraints could refer to the definition of Replay(rb, e, rb') in Fig. 8.

- If a memory write is put into rb, it can be executed a second time only if the previous written value has not been seen by other threads, that is, the flag \(\mu\) of the write action is false. In Example 7(c), we may execute line 3 (which writes 1), put it into rb, and then execute line 4 (which sees the written value 1). Then the duplicate of line 3 in rb cannot be executed again because the old write has been seen by a different thread (thus its flag \(\mu\) becomes true). This prevents the out-of-thin-air result r₃ = 3. This rule explains the need of the flag \(\mu\) in the write actions in history. Replaying a write overwrites the old write action in the history with the new one.

4 The Formal Model

We give a formal presentation of the memory model by giving the operational semantics of the language. Here we only show the most important part of the
\[
C = \epsilon; C' \quad \epsilon \neq \text{lock} \quad \epsilon = \langle (i, t), i \rangle \quad b' = b \cup \{\epsilon\} \quad \text{(issue)}
\]

\[
C = \text{lock} l; C' \quad l \notin \text{dom}(L) \quad L' = L \{l \mapsto i\} \quad m' = \text{AddSyn}(m, \langle (i, t), \text{acq}, l \rangle)
\]

\[
C = (\text{if } r \text{ then } C_1 \text{ else } C_2) ; C' \quad C'' = C_1; C' \quad \text{readyR}((i, t), r, b) \quad TQ(i).r(r) \neq 0 \quad \text{(IF-T)}
\]

\[
C = (\text{if } r \text{ then } C_1 \text{ else } C_2) ; C' \quad C'' = C_2; C' \quad \text{readyR}((i, t), r, b) \quad TQ(i).r(r) = 0 \quad \text{(IF-F)}
\]

\[
C = (\text{while } r \text{ do } C_1) ; C' \quad C'' = C_1; C' \quad \text{readyR}((i, t), r, b) \quad TQ(i).r(r) \neq 0
\]

\[
\text{(WHILE-T)}
\]

\[
C = (\text{while } r \text{ do } C_1) ; C' \quad \text{readyR}((i, t), r, b) \quad TQ(i).r(r) \neq 0
\]

\[
\text{(WHILE-F)}
\]

\[
TQ(i) = (r, rb) \quad TQ' = TQ(i \mapsto (r', rb'))
\]

\[
\langle (r, rb), m, b, L \rangle \xrightarrow{TQ} \langle (r', rb'), m', b', L' \rangle
\]

\[
(P, \langle TQ, m, b, t, L \rangle) \xrightarrow{TQ} (P, \langle TQ', m', b', t, L' \rangle)
\]

\[
\text{(EVT)}
\]

\[
TQ(i) = (r, rb) \quad TQ' = TQ(i \mapsto (r, \emptyset))
\]

\[
(P, \langle TQ, m, b, t, L \rangle) \xrightarrow{TQ} (P, \langle TQ', m, b \cup rb, t, L \rangle)
\]

\[
\text{(REPLAY)}
\]

Fig. 7. Operational semantics: command to events

semantics. The complete definition is given in an extended version of this paper.
We first define the execution context \(P\) of a program, which says we could pick
any thread to execute at each step.

\[
(\text{ThrdCtx}) P ::= [\_ | tid.C || P || P \parallel tid.C
\]

The execution of a program is shown in Fig. 7. For instructions other than
\text{lock}, we wrap it with the thread id and the timer, and issue the event to
the event buffer. The \text{lock} instruction is executed directly with no event issued.
We use \(f\{x \mapsto n\}\) to represent the update of the function \(f\) at the point \(x\).
After \text{lock}, the corresponding synchronization action is put into the history of
every non-volatile variables. See Fig. 6 for the definition of \text{AddSyn}. The \text{lock}
instruction will be blocked if the lock is owned by others. For the \text{if} command, it
could be executed only if the value of the register \(r\) is ready. Recall the definition
of \text{readyR} in Fig. 5. The \text{IF-F} rule and the rule for \text{while} are similar and omitted.
The \text{EVT} rule says the events in the event buffer could be executed in parallel
with event issuance. Execution of an event issued by thread \(i\) is described in
Fig. 8. The replay rule says at any time we may choose to empty the replay buffer and move all the events in \(rb\) to the event buffer to execute them again.

All the event execution rules in Fig. 8 except the no-wt-replay rule require implicitly the premise \(\text{Enabled}(b, e, i)\) defined on the top, which says the event \(e\) issued by thread \(i\) does not have any dependency with earlier events in \(b\). Recall the dependency \(e' \leftarrow e\) is defined in Fig. 6. The rules RD-V, WT-V and UNLK show the execution of synchronous events. We do not replay synchronization events, so \(rb\) is unchanged after each step. We use \(\text{AddSyn}\) (see Fig. 6) to insert the corresponding action into every history in memory.

The rd-self rule shows non-volatile read that sees a write from the same thread. The visibility \(\text{visible}(ts, wv, h)\) is defined in Fig. 6. \(\text{Replay}(rb, e, rb')\) defined on the top encodes the requirements for putting (or not putting) \(e\) into \(rb\) to get \(rb'\), which are explained in Sec. 3.5.

The rd-other rule is for a read seeing a write from a different thread. In this case we mark the flag \(\mu\) of the write action to true through \(\text{ModRef}(m, x, ts)\) (defined on the top), thus we know the write has been seen by a different thread.

If we want to execute a write event and notice that there is already a write with the same timestamp in the history, we know this write must be a replay of the earlier write in history. The no-wt-replay says we must discard this write without executing it if the earlier write has been seen by a different thread. As explained in Sec. 3.5, this is necessary to avoid out-of-thin-air values. If there is no such write in history, we could execute the write following the next wt rule. Whether to put it into \(rb\) or not follows the constraint \(\text{Replay}(rb, e, rb')\). The pure rule is for the pure event \(r := E\).

5 More Examples

In this section we show more examples of OHMM, and discuss the differences between OHMM and JMM. As in Sec. 3, we assume the initial values of all memory cells are 0 in the following examples.

Revisit of Example 2. The results due to the causality circle in HMM are not permitted in our model. For the first program, lines 2 and 3 cannot be executed earlier than line 1, which reads 0 and invalidates the test at line 2. Therefore line 3 cannot be executed. Similarly, line 4 can only read 0. We have proved that OHMM has DRF-guarantee, thus \(r_1 = r_2 = 0\) is the only possible result. For the second program, since OHMM is a generative model, there is no way for \(r_1\) and \(r_2\) to have other values except 0.

Example 8 (Causality Test Case 5 [13]).

\[
\begin{align*}
1 & : r_1 := x; & 3 & : r_2 := y; & 5 & : z := 1; \\
2 & : y := r_1; & 4 & : x := r_2; & 6 & : r_3 := z; \\
& & 7 & : x := r_3;
\end{align*}
\]

Result: \(r_1 = r_2 = 1, r_3 = 0\)?

The result is viewed to be out-of-thin-air and should be disallowed according to JMM. However, it is not as vicious as the results in Example 2 since the value
\[
\begin{align*}
\text{Enabled}(b, e, i) & \triangleq (e \in b) \land (e.tsid = i) \land \neg \exists e' \in b. e' \leftarrow e \\
\text{Replay}(rb, e, rb') & \triangleq (\langle \text{UseR}(e, i) \cup \text{UpdR}(e, i) \rangle \cap \text{UpdR}(rb) = \emptyset) \land rb' = rb \\
& \lor (\text{UseR}(e, i) \subseteq \text{UpdR}(rb)) \land rb' = rb \cup \{e\} \\
\text{ModRef}(m, x, ts) & \triangleq \lambda x'. \begin{cases} 
  h \cup \{(ts, n, \text{true})\} & \text{if } x' = x \land m(x) = h \cup \{(ts, n, \_\_\_)\} \\
  m(x') & \text{if } x' \neq x \\
  \text{undef} & \text{otherwise}
\end{cases} \\
\text{Add}(m, x, ts, n) & \triangleq \lambda x'. \begin{cases} 
  (m(x) \cup \{(ts, n, \text{false})\}) & \text{if } x' = x \land \neg \exists n', \mu. \{ts, n', \mu\} \in m(x) \\
  h \cup \{(ts, n, \text{false})\} & \text{if } x' = x \land m(x) = h \cup \{(ts, n', \text{false})\} \\
  m(x') & \text{if } x' \neq x \\
  \text{undef} & \text{otherwise}
\end{cases}
\end{align*}
\]

\[
\begin{align*}
e & = \langle ts, r := v \rangle \quad \text{syn} = \langle ts, \text{ld}, v \rangle \quad m' = \text{AddSyn}(m, syn) \\
r' & = r' \{r \mapsto m(v)\} \quad r \notin \text{UpdR}(rb) \\
\langle (rf, rb), m, b, L \rangle & \xrightarrow{\text{(RD-V)}} \langle (r', rb), m', b \cup \{e\}, L \rangle \\
e & = \langle ts, v := r \rangle \quad \text{syn} = \langle ts, \text{st}, v \rangle \quad m' = \text{AddSyn}(m, syn) \\
m'' & = m' \{v \mapsto r'\} \quad r \notin \text{UpdR}(rb) \\
\langle (rf, rb), m, b, L \rangle & \xrightarrow{\text{(WT-V)}} \langle (rf, rb), m'', b \cup \{e\}, L \rangle \\
e & = \langle ts, \text{unlock } l \rangle \quad L(l) = i \quad L' = L \setminus \{l\} \\
\text{syn} & = \langle ts, \text{rel}, l \rangle \quad m' = \text{AddSyn}(m, syn) \\
\langle (rf, rb), m, b, L \rangle & \xrightarrow{\text{(UNLK)}} \langle (rf, rb), m', b \cup \{e\}, L' \rangle \\
e & = \langle ts, r := x \rangle \quad \text{visible}(ts, (ts', n, \_), m(x)) \quad ts.tsid = ts'.tsid \\
r' & = r' \{r \mapsto n\} \quad \text{Replay}(rb, e, rb') \\
\langle (rf, rb), m, b, L \rangle & \xrightarrow{\text{(RD-SELF)}} \langle (r', rb'), m, b \cup \{e\}, L \rangle \\
e & = \langle ts, r := x \rangle \quad \text{visible}(ts, (ts', n, \_), m(x)) \quad ts.tsid = ts'.tsid \\
r' & = r' \{r \mapsto n\} \\
m' = \text{ModRef}(m, x, ts') \quad \text{Replay}(rb, e, rb') \\
\langle (rf, rb), m, b, L \rangle & \xrightarrow{\text{(RD-OTHER)}} \langle (r', rb'), m', b \cup \{e\}, L \rangle \\
e & = \langle ts, x := r \rangle \quad e \in b \quad (ts, \_	ext{true} \_\_) \in m(x) \\
\langle (rf, rb), m, b, L \rangle & \xrightarrow{\text{(NO-WT-REPLAY)}} \langle (rf, rb), m, b \cup \{e\}, L \rangle \\
e & = \langle ts, x := r \rangle \quad \text{rf}(r) = n \quad m' = \text{Add}(m, x, ts, n) \quad \text{Replay}(rb, e, rb') \\
\langle (rf, rb), m, b, L \rangle & \xrightarrow{\text{(WT)}} \langle (rf, rb'), m', b \cup \{e\}, L \rangle \\
e & = \langle ts, r := E \rangle \quad \|E\|_I = n \quad r' = r' \{r \mapsto n\} \quad \text{Replay}(rb, e, rb') \\
\langle (rf, rb), m, b, L \rangle & \xrightarrow{\text{(PURE)}} \langle (r', rb'), m, b \cup \{e\}, L \rangle
\end{align*}
\]

Fig. 8. Execution of events

15
1 is indeed assigned to memory in the program. Whether it should be allowed or not has been very controversial in the JMM discussion mailing list. The result is allowed in our model.

We refer to the events generated by lines 1-7 as $e_1, e_2, \ldots, e_7$. We execute $e_5$ first. Then execute $e_6$ and put it into the replay buffer. Let $r_3$ gets 1 from $z$. Next we execute $e_7, e_1, e_2, e_3, e_4$ in turn, and let $r_1$ and $e_2$ get 1. Finally, we remove $e_6$ from the replay buffer and execute it again. This time we let it read 0, the initial value of $z$. This is possible since both the initial value and the value 1 are visible by this read. The Causality Test Case 10 [13] is a similar controversial example forbidden in JMM but allowed in our model.

The next example shows the Causality Test Case 17 [13], whose result is claimed to be supported in JMM but it fails to do so due to a subtle bug [2].

Example 9 (Causality Test Case 17 [13]).

\[
\begin{align*}
1: & \quad r_1 := x; \\
2: & \quad r_2 := (r_1 != 42); \quad 5: \quad r_3 := x; \\
3: & \quad \text{if}(r_2) \quad 6: \quad y := r_3; \\
4: & \quad x := 42; \quad 7: \quad r_4 := y; \\
8: & \quad x := r_4;
\end{align*}
\]

Result: $r_1 = r_3 = r_4 = 42$?

It is allowed in our model. We can execute line 1, read 0, and replay it at the same time. Then we enter the branch of if statement and write 42 to the history of $x$. We execute the other instructions, get $r_3 = r_4 = 42$, and write another 42 to $x$ at line 8. At last, we execute line 1 again. According to our semantics, it can read 42 from $x$, the one written by line 8 (not by line 4). Due to the same bug, JMM fails to support Test Cases 18-20 too, which are allowed in our model.

The next example is taken from Cenciarelli [5], also used by Aspinall and Ševčik [3] to show the ugly part of JMM.

Example 10. Result: $r_1 = r_3 = r_4 = 1$?

\[
\begin{align*}
1: & \quad r_1 := z; \\
2: & \quad r_2 := (r_2==1); \quad 9: \quad r_3 := x; \\
3: & \quad \text{if}(r_2)\{ \\
4: & \quad x := 1; \quad 10: \quad r_4 := y; \\
5: & \quad y := 1; \} \quad 11: \quad r_5 := (r_2==1&&r_4==1); \\
6: & \quad \text{else}\{ \\
7: & \quad y := 1; \quad 12: \quad \text{if}(r_5) \}
8: & \quad x := 1 \\
13: & \quad z := 1;
\end{align*}
\]

JMM disallows this result, but would allow it if we flip lines 4 and 5 (or lines 7 and 8), showing that reordering of independent instruction may introduce new behaviors, a bug in JMM. Our model allows the result no matter we swap the statements or not. We first execute line 1, read 0, and replay it at the same time. Then we execute other lines following the SC order, and let $r_3$ and $r_4$ get 1. Finally, we execute line 1 again, which reads 1, the value written by line 13.
Example 11 ("bait-and-switch" behaviors). Result: \( r_1 = r_3 = r_4 = 1? \)

\[
\begin{align*}
1: & \quad r_1 := x; \\
2: & \quad r_2 := (r_1 == 0); \\
3: & \quad \text{if}(r_2) \\
4: & \quad x := 1; \\
5: & \quad r_3 := x; \\
6: & \quad y := r_3; \\
7: & \quad r_4 := y; \\
8: & \quad x := r_4; \\
9: & \quad y := r_2; \\
10: & \quad r_3 := (r_1 == 2); \\
11: & \quad \text{if}(r_3) \\
12: & \quad y := 1; \\
13: & \quad \text{else} \\
14: & \quad y := r_2; \\
15: & \quad \text{unlock} l; \\
16: & \quad r_4 := y; \\
17: & \quad z := r_4; \\
\end{align*}
\]

This example shows the bait-and-switch behavior ([12], Fig. 11) disallowed by JMM. However, it is allowed in JMM if we merge the first two threads by appending the second thread at the end of the first, showing a surprising fact that programs with less concurrency may have more behaviors than the more concurrent ones. In either case above the result is allowed in our model, which eliminates the surprise. We can execute the first thread first, and replay line 1. Then we execute the second and the third threads sequentially. Finally we execute line 1 a second time, which may read 1 written by line 8.

It seems harmless to allow this result. As Manson et al. [12] pointed out, disallowing this behavior in JMM is due to more of “taste and preference” than any concrete requirement. There is another similar example disallowed in JMM but allowed in our model ([12], Fig. 10).

The next example is also taken from Aspinall and Ševčík [3]. The result is not allowed in JMM. However, if we move line 7 into the following critical region or change the variable \( x \) into volatile, the result is allowed. This shows an anti-intuitive property of JMM: adding synchronization to a program may introduce more behaviors other than deadlock.

Example 12 (Roach Motel Semantics). Result: \( r_1 = r_2 = r_4 = 1? \)

\[
\begin{align*}
1: & \quad \text{lock} l; \\
2: & \quad x := 2; \\
3: & \quad \text{unlock} l; \\
4: & \quad \text{lock} l; \\
5: & \quad x := 1; \\
6: & \quad \text{unlock} l; \\
7: & \quad r_1 := x; \\
8: & \quad \text{lock} l; \\
9: & \quad r_2 := z; \\
10: & \quad r_3 := (r_1 == 2); \\
11: & \quad \text{if}(r_3) \\
12: & \quad y := 1; \\
13: & \quad \text{else} \\
14: & \quad y := r_2; \\
15: & \quad \text{unlock} l; \\
16: & \quad r_4 := y; \\
17: & \quad z := r_4; \\
\end{align*}
\]

The result is allowed in our model. We execute lines 1-3 first, then execute line 7 and replay it. We let line 7 read 2. Then execute lines 4 to 6 and 8 to 12 (since \( r_1 \) equals to 2, we can enter the first branch of the if statement), and replay line 9 in this process. Then execute lines 16 and 17, where we get \( r_4 = 1 \). Before executing line 15, we remove lines 7 and 9 from the replay buffer and execute them a second time. This time line 7 reads 1 (written by line 5), and line 9 reads 1 too (written by line 17). Thus we get \( r_1 = r_2 = r_4 = 1 \).

However, if we move line 7 into the critical region, we cannot get the result any more, because lines 7, 2 and 5 now have a total happens-before order. Replaying line 7 would not let it read a different value. Making \( x \) volatile makes the result impossible too, because we cannot replay line 7 any more, which is now a synchronization event.
Example 13. Result: \( r_1 = r_2 = r_3 = 1? \)

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( r_1 := y; )</td>
</tr>
<tr>
<td>2</td>
<td>( x := r_1; )</td>
</tr>
<tr>
<td>3</td>
<td>\textbf{lock} ( l; )</td>
</tr>
<tr>
<td>4</td>
<td>( r_2 := x; )</td>
</tr>
<tr>
<td>5</td>
<td>( z := 1; )</td>
</tr>
<tr>
<td>6</td>
<td>\textbf{unlock} ( l; )</td>
</tr>
<tr>
<td>7</td>
<td>\textbf{lock} ( l; )</td>
</tr>
<tr>
<td>8</td>
<td>( y := 1; )</td>
</tr>
<tr>
<td>9</td>
<td>( r_3 := z; )</td>
</tr>
<tr>
<td>10</td>
<td>\textbf{unlock} ( l; )</td>
</tr>
</tbody>
</table>

This is another surprising example \([3]\). The result is possible in JMM, which seems to allow interleaving of critical regions protected by the same lock. Our model cannot produce this result since the interleaving of the last two threads is prohibited by the \texttt{b} and \texttt{s} dependency.

Comparison with JMM. As we have shown through the examples, our model does not subsume JMM, nor does the inverse hold. For programs with no locks or volatile variables, our model is weaker than JMM and supports a lot more behaviors disallowed in JMM. Our model passes all the causality test cases, except those involving language features not supported here and the test cases 5 and 10. We allow the questionable behaviors of 5 and 10, which are forbidden in JMM. Also, we allow the “bait-and-switch” behaviors forbidden in JMM, as shown in Example 11. These cases have been controversial in the JMM discussion mailing list. We believe it is harmless to support them.

For racy programs with locks and/or volatile variables, there are behaviors allowed in JMM but not in our model (see Examples 12 and 13). However, as Aspinall and Ševčík pointed out [3], these behaviors are very anti-intuitive and should be disallowed.

More about OHMM. In Appendix A, we prove that, like JMM, our model has DRF-Guarantee, which ensures DRF programs have SC behaviors only. In Appendix B, we prove the soundness of common program transformations in our model. Some of them are unsound in JMM. We also give a mechanized formulation of the model in Coq. Proving the theorems and lemmas in Coq are ongoing work. An interpreter of the language is also provided [18], which could demonstrate the possible relaxed behaviors of a given program in OHMM.

6 Related Work and Conclusion

There has been much work on relaxed memory models. We only discuss the closely related work here.

Yang et al. [17] proposed Java thread semantics using their Uniform Memory Model (UMM), which is similar to ours in many aspects. Both are operational, and are defined based on an abstract machine. In UMM, the machine has thread-local instruction buffers, which play a similar role as our global event buffer and allow the reordering of events. UMM also has a global instruction buffer that keeps all previous memory writes, which is similar to our history-based memory. However, there is no replay mechanism in UMM. As a result, many important reordering, such as Example 6, cannot be supported. In addition to UMM, there
was much work trying to fix an earlier version of JMM until Manson et al. [12] proposed the current JMM. As Manson et al. pointed out, most of the earlier work failed to support many important relaxed orderings.

Since the current JMM was proposed, there have been efforts to formalize it and prove its DRF-Guarantee [2, 6, 10]. Their formalizations are rigorous and thorough, and are helpful to understand JMM and to discover bugs in it. However, they all follow JMM’s original axiomatic formulation instead of defining a different operational model.

Saraswat et al. [14] proposed a relaxed memory model, RAO. The model produces relaxed behaviors by means of program transformations. The set of transformations is carefully chosen to avoid out-of-thin-air behaviors. Like JMM, the RAO model forbids the causality test cases 5 and 10, and the controversial examples in Sec. 8 of Manson et al. [12], which are allowed in our model.

Cenciarelli et al. [5] formalized JMM using a semantic framework combining operational, denotational and axiomatic techniques. They use a configuration theory to specify the dependency of events. In the operational semantics, they allow events to be added to configurations before the corresponding code is executed. Later such prediction needs to be fulfilled by the execution. We do not do speculation directly. Instead, our replay mechanism allows us to run code multiple times. The result of the first time execution can be used as a speculation. Such a speculation is always valid and there is no need of justification.

Jagadeesan et al. [7] gave generative operational semantics for relaxed memory models. Their model also keeps all the write events in the memory, like our use of histories. Similar to Cenciarelli et al. [5], they support speculation directly by predicting memory values non-deterministically. The predication needs to be justified using an extra copy of the code running in a separate copy of state. As we explained above, this is different from our replay mechanism. Although the model supports many behaviors of lock-less programs that are disallowed in JMM, it disallows the controversial examples forbidden by JMM (e.g., Example 11). These examples are allowed in our model, so it seems our replay mechanism is more relaxed than their support of speculation.

Sarkar et al. [15] gave a semantic model for Power multiprocessors. Their storage subsystem is similar to our memory and buffers. They support speculation by restarting an instruction before it is committed. However, writes are not sent to the storage subsystem before their instructions are committed, which means threads cannot see the write from others until it is committed. This is different from the replay mechanism. The memory model of Power is stronger than our model and JMM.

Conclusion. We propose OHMM, an operational happens-before memory model. To support speculation and analysis made by compiler optimizations, we introduce a novel replay mechanism, which allows us to run the code multiple times to simulate static analysis and the subsequent program reordering. We hope the vanilla state-transition-based operational formulation makes the model easy to understand by programmers. The model satisfies the three criteria we explain in Sec. 1. It has DRF-Guarantee, and prohibits the harmful out-of-thin-air behav-
iors in the naive happens-before model. On the other hand, it is reasonably weak. For programs with no locks, the model allows harmless behaviors prohibited in JMM and its variations such as Jagadeesan et al. [7]. It also rules out many of the anti-intuitive features of JMM, as discussed in Sec. 5.

References

A DRF-Guarantee

DRF programs in OHMM behave the same as in the SC model. In this section, we give a proof of our formulation of data-race-freedom and our proof of the DRF-Guarantee.

The DRF property needs to be defined in a SC model, therefore we first define a strong machine model that executes programs following the standard interleaving semantics. The machine configuration is defined in Fig. 9. We redefine the program state $\sigma_s$, called a strong state, as a quadruple consisting of a thread queue, memory, timer and a lock set. The thread queue in this model maps a thread id to its local register file. The memory is standard, which maps a variable (non-volatile and volatile) to an integer value.

The operational semantics of the strong machine is shown in Fig. ??, which is standard interleaving transition semantics with labels recording the event of individual steps. Since the strong machine and semantics is quite standart, we do not further comment it. We label the semantics with action. There are several kinds of actions: Reading from or writing to a normal variable $x$; Synchronization actions, includes taking a lock(acq l), unlocking(rel l), reading from a volatile variable(ld v) and writing to a volatile variable(st v); Assigning a value of an expression to a register $r(exp r)$; And determining which conditional branches could be taken through the value of register $r(cmp r)$ which is in the conditions.

\[(\text{Action}) \quad a := W x \mid R x \mid acq l \mid rel l \mid ld v \mid st v \mid exp r \mid cmp r\]

The labeled transition steps may form a sequential consistent execution event trace, a total order $<$ among events.

As usual, we denote the reflexive and transitive closure of the (decorated) strong transition relation by $(P, \sigma_s) \rightarrow^* (P', \sigma'_s)$ . An Execution is a sequence of the decorated strong transitions

$$\mathcal{J} = (P^0, \sigma^0_s) \xrightarrow{a_0} (P^1, \sigma^1_s) \ldots \xrightarrow{a_{n-1}} (P^n, \sigma^n_s)$$

Two memory accesses in the same execution are conflicting if they are from different threads, access the same non-volatile variable, and at least one of them is a write. The conflict relation $\#$ is binary relations on footprints in the strong execution.

\[(\text{ThreadQ}) \quad TQ := \{ tid_0 \sim rf_0, \ldots, tid_k \sim rf_k \}\]
\[(\text{Mem}) \quad m := \{ x \sim n_0, y \sim n_1, z \sim n_3, \ldots, v_0 \sim n', v_1 \sim n'', \ldots \}\]
\[(\text{State}) \quad \sigma_s := (TQ, m, t, L)\]

Fig. 9. The strong machine
\[ TQ(i)(r) = n \quad C = x := r; C' \quad m' = m\{x \sim n\} \]

\[
(\mathbb{P}[i, C], (TQ, m, t, L)) \xrightarrow{W^s_i} (\mathbb{P}[i, C'], (TQ, m', t+1, L))
\]

\[
m(x) = n \quad TQ(i) = rf \quad rf = rf\{r \sim n\} \quad TQ' = TQ\{i \sim rf\} \quad C = r := x; C'
\]

\[
(\mathbb{P}[i, C], (TQ, m, t, L)) \xrightarrow{R^f_i} (\mathbb{P}[i, C'], (TQ', m, t+1, L))
\]

\[
C = r := E; C' \quad TQ(i) = rf \quad \lbrack E \rbrack_f = n \quad rf = rf\{r \sim n\} \quad TQ' = TQ\{i \sim rf\}
\]

\[
(\mathbb{P}[i, C], (TQ, m, t, L)) \xrightarrow{\exp^r_i} (\mathbb{P}[i, C'], (TQ', m, t+1, L))
\]

\[
m(v) = n \quad TQ(i) = rf \quad rf = rf\{r \sim n\} \quad TQ' = TQ\{i \sim rf\} \quad C = r := v; C'
\]

\[
(\mathbb{P}[i, C], (TQ, m, t, L)) \xrightarrow{\text{ld}_v_i} (\mathbb{P}[i, C'], (TQ', m, t+1, L))
\]

\[
TQ(i)(r) = 0 \quad C = \text{if } r \text{ then } C_1 \text{ else } C_2; C'
\]

\[
(\mathbb{P}[i, C], (TQ, m, t, L)) \xrightarrow{\text{cmp}_i^r} (\mathbb{P}[i, C_2; C'], (TQ, m, t+1, L))
\]

\[
TQ(i)(r) \neq 0 \quad C = \text{if } r \text{ then } C_1 \text{ else } C_2; C'
\]

\[
(\mathbb{P}[i, C], (TQ, m, t, L)) \xrightarrow{\text{cmp}_i^r} (\mathbb{P}[i, C_1; C'], (TQ, m, t+1, L))
\]

\[
TQ(i)(r) = 0 \quad C = \text{while } r \text{ do } C_1 C'
\]

\[
(\mathbb{P}[i, C], (TQ, m, t, L)) \xrightarrow{\text{cmp}_i^c} (\mathbb{P}[i, C'], (TQ, m, t+1, L))
\]

\[
TQ(i)(r) \neq 0 \quad C = \text{while } r \text{ do } C_1 C'
\]

\[
(\mathbb{P}[i, C], (TQ, m, t, L)) \xrightarrow{\text{cmp}_i^c} (\mathbb{P}[i, C_1; C], (TQ, m, t+1, L))
\]

\[
C = \text{lock } l; C' \quad l \notin \text{dom}(L) \quad L' = L\{l \sim i\}
\]

\[
(\mathbb{P}[i, C], (TQ, m, t, L)) \xrightarrow{\text{acq}_i^l} (\mathbb{P}[i, C'], (TQ, m, t+1, L'))
\]

\[
C = \text{unlock } l; C' \quad L(l) = i \quad L' = L \setminus \{l\}
\]

\[
(\mathbb{P}[i, C], (TQ, m, t, L)) \xrightarrow{\text{rel}_i^l} (\mathbb{P}[i, C'], (TQ, m, t+1, L'))
\]

\[\text{Fig. 10. Decorated Interleaving Semantics}\]
Definition 1 (Conflict).

\[(a_k, i_k) \neq (a_j, i_j) \quad \text{iff} \quad i_k \neq i_j \wedge ((a_i, a_j) = (W x, R x)) \vee ((a_i, a_j) = (W x, W x)) \vee ((a_i, a_j) = (R x, W x))\]

We say a program configuration \((P, \sigma_s)\) is DRF if, for every execution event trace, if there are conflicting memory access events \(e_1\) and \(e_2\) and \(e_1 < e_2\), there must be a release (or a write of volatile) event \(e'_1\) and a corresponding acquire of the same lock (or a read of the same volatile variable) \(e'_2\) such that \(e_1 < e'_1 < e'_2 < e_2\), \(e_1\) and \(e'_1\) are produced by the same thread, and so are \(e'_2\) and \(e_2\). The formal definition is shown below:

Definition 2 (Release-Acquire Pair). If there exists two pairs \((a_k, i_k)\) and \((a_j, i_j)\) in the execution:

\[\mathcal{S} = (P^0, \sigma_s^0) \xrightarrow{a_0} \ldots (P^k, \sigma_s^k) \xrightarrow{a_k} \ldots (P^j, \sigma_s^j) \xrightarrow{a_j} \ldots (P^n, \sigma_s^n)\]

such that \(k < j \wedge i_k \neq i_j \wedge a_k = \text{rel} m_1 \wedge a_j = \text{acq} m_2\) and \(m_1[i_k] = m_2[i_j]\), then we say these two pairs compose a Release-Acquire pair, denoted by \((i_k, k) \prec (i_j, j)\)

Definition 3 (Release-Acquire Chain). If there exists such Synchronizes-With pairs:

\[(i_1, j_1) \prec (i_2, j_2), (i_2, j_3) \prec (i_3, j_4), \ldots, (i_{n-1}, j_{2n-3}) \prec (i_n, j_{2n-2})\] appears in turn in an execution, then we say those pairs compose a Release-Acquire Chain from thread \(i_1\) to thread \(i_n\), denote by \(\text{Rel-Acq}_{(i_1, j_1)}^{(i_n, j_{2n-2})}\)

Definition 4 (Data Race). If there exists an execution:

\[(P^0, \sigma_s^0) \xrightarrow{a_0} (P^1, \sigma_s^1) \ldots \xrightarrow{a_{n-1}} (P^n, \sigma_s^n), \text{ and for all } k, j, \text{ if } (a_k, i_k) \neq (a_j, i_j)\]

and there is no exists such happens-before chain \(\text{Rel-Acq}_{(i_k, k')}^{(i_j, j')}(i_k, k')\) between this two threads \(i_k\) and \(i_j\), and \(i_k = i_k' \wedge i_j = i_j' \wedge k < k' < j < j\), then we say these two actions form a data race in this execution.

The data-race-free is defined by the definition of data-race:

Definition 5 (Data-Race-Free). Given a configuration \((P, \sigma_s)\). For all executions from it, if there dose not exist data race in the executions, then \((P, \sigma_s)\) is data-race-free configuration, denoted by \(\text{RF}(P, \sigma_s)\). And if for all \(\sigma_s\), \(\text{RF}(P, \sigma_s)\) always holds, then \(P\) is data-race-free.

A.1 Some Auxiliary definition

Next we relate the machine state \(\sigma\) in our abstract weak machine with a strong state \(\sigma_s\). To distinguish the two, we also represent the former as \(\sigma_r\) (a relaxed
The function \( \text{Value}(r, x) \) gets the most recent written value of variable \( x \):

\[
\text{Value}(r, x) \overset{\text{def}}{=} \begin{cases} 
  n & \text{if } r.m(x) = n \\
  wv.n & \text{if } r.m(x) = h \land wv \in h, \\
  \land (\forall wv', wv'' \in h. wv' <_{hb}^{h} wv'' \lor wv' <_{hb}^{h} wv'') \\
  \land (\forall wv \in h. wv = wv' \lor wv' <_{hb}^{h} wv')
\end{cases}
\]

Note, for non-volatile variable \( x \), \( \text{Value}(r, x) \) is defined only if the write actions in the history \( r.m(x) \) are totally ordered by the happens-before relation. It is easy to prove that for DRF programs this requirement is always satisfied during the program execution.

We relate a relaxed state \( r \) and a strong state \( s \) below:

\[
\begin{align*}
  r.T & \overset{\text{def}}{=} s.T = s_.t \\
  r.R & \overset{\text{def}}{=} \forall i. r.TQ(i).rf = s.TQ(i) \\
  r.M & \overset{\text{def}}{=} \forall x. \text{Value}(r, x) = s_.m(x) \\
  r.L & \overset{\text{def}}{=} r_.L = s_.L \\
  r.MRLT & \overset{\text{def}}{=} r.M = s_.m & r.R = s_.m & r_.T = s_.T \\
  & = r_.L = s_.L \\
  & = s_.L \\
\end{align*}
\]

The relation says the timer, the register file and the lock status in the relaxed state must be the same as those in the strong state. For memory, although a history in the relaxed state contains multiple writes, they are always totally ordered for DRF programs, and only the most recent value can be read. Such a value needs to be the same with the single value in the strong state.

We define \( \text{buff}(r) \) as the union of the event buffer and all the thread-local replay buffers.

\[
\text{buff}(r) \overset{\text{def}}{=} \{ e \mid e \in r_.b \lor \exists i. e \in r_.TQ(i).rb \}
\]

The alert reader may have noticed that in most cases, the weak state \( r \)'s buffer and replay buffer are not empty, which means it can execute the events in the buffer to reach another states. Therefore we can define the weak state and strong state are approximate as if the weak state has executed all its events and reach a new state, and the weak state is equal to the strong state:

\[
\begin{align*}
  r. & \quad \vdash r'. \overset{\text{def}}{=} r. \triangleright r' \land \text{buff}(r') = \emptyset \\
  r & \approx s \overset{\text{def}}{=} \forall r'. r. \vdash r' \Rightarrow r'. \overset{\text{MRLT}}{\rightarrow} s \\
  \quad & \land \forall r', s', r. \vdash r' \Rightarrow s'. \overset{\text{MRLT}}{\rightarrow} s \\
  & \Rightarrow r' = s''
\end{align*}
\]

### A.2 Decorated Weak Operational Semantic

In this subsection, we give the decorated weak operational semantics.

To compare with the decorated interleaving semantics, we use the same action symbol to decorated our weak operational semantics of 7.

We aslo need to label the operational semantics of executing events, replaying events, emptying replay buffer and delete the unnecessary write event from buffer,
which are describe in 8. Therefore we use a new footprint \( ba \), which represents buffer action:

\[
(Buffer \text{ } action) \quad ba := \text{Emp} \mid \text{Exe } e \mid \text{Rep } e \mid \text{Del } e
\]

Similar to action, there are several kinds of buffer actions: Empty a given thread’s replaybuffer, and move all the event in the replaybuffer into the state buffer; Execute an event in the buffer; Execute an event and replay it; Delete a replay write event from the buffer.

In order to distinguish the two actions type more easily, we put the thread ID upon and Buer Actino under the transition arrow while we put the thread ID under and action upon the transition arrow. The decorated operational semantics are show in Fig.11 and Fig.12.

A.3 Correctness

Definition 6. If \( (P, \sigma_r) \xrightarrow{a}{i} (P', \sigma'_r) \) and \( \sigma'_r, B = \sigma_r, B \cup \{ e \} \), then we say that \( a\in e \).

Definition 7. For any given program \( P \), RMM state \( \sigma_r \), SCM state \( \sigma_s \), if \( buf(\sigma_r) = \emptyset \land \sigma_r \approx \sigma_s \), we define the relationship \( \preceq_{\sigma_r} \) between weak and strong configurations as follows: \( (P', \sigma'_r) \sim_{\sigma_r} (P, \sigma'_s) \) if there exists a weak execution:

\[
(P, \sigma_r) \xrightarrow{a}_0 \xrightarrow{i_0} (P^1, \sigma'_1) \ldots \xrightarrow{a}_{n-1} \xrightarrow{i_{n-1}} (P^n, \sigma'_n) = (P', \sigma'_s)
\]

and \( a=\{0,1 \} \), we define the relationship \( \approx_{\sigma_r} \) between weak and strong configurations as follows:

\[
(P', \sigma'_r) \sim_{\sigma_r} (P, \sigma'_s)
\]

Lemma 1 (Simulation). If \( (P^0, \sigma'_0) \) is racefree and \( \sigma'_0 \xrightarrow{MR LT} \sigma'_0 \land \gamma(\sigma'_0) = \emptyset \), and if \( (P', \sigma'_0) \sim_{\sigma'_0} (P, \sigma'_s) \) and \( (P', \sigma'_s) \xrightarrow{a}_0 \xrightarrow{i_0} (P^1, \sigma'_1) \ldots \xrightarrow{a}_{n-1} \xrightarrow{i_{n-1}} (P^n, \sigma'_n) \) then exists \( \sigma'_s' \) such that \( (P, \sigma'_s) \xrightarrow{a}_0 \xrightarrow{i_0} (P^1, \sigma'_1) \ldots \xrightarrow{a}_{n-1} \xrightarrow{i_{n-1}} (P^n, \sigma'_n) = (P', \sigma'_s') \).

Proof. Since \( (P', \sigma'_s) \sim_{\sigma'_s} (P', \sigma'_s) \). We have:

\[
(P^0, \sigma'_0) \xrightarrow{a}_0 \xrightarrow{i_0} (P^1, \sigma'_1) \ldots \xrightarrow{a}_{n-1} \xrightarrow{i_{n-1}} (P^n, \sigma'_n) = (P', \sigma'_s)
\]

and \( (P^0, \sigma'_0) \xrightarrow{a}_0 \xrightarrow{i_0} (P^1, \sigma'_1) \ldots \xrightarrow{a}_{n-1} \xrightarrow{i_{n-1}} (P^n, \sigma'_n) = (P', \sigma'_s) \) with \( \sigma'_s \approx \sigma'_s \) for all \( \sigma'_s \).

We assume that \( (P', \sigma'_s) \xrightarrow{a}_0 \xrightarrow{i_0} (P^0, \sigma'_0) \xrightarrow{a}_0 \xrightarrow{i_0} (P^1, \sigma'_1) \ldots \xrightarrow{a}_{n-1} \xrightarrow{i_{n-1}} (P^n, \sigma'_n) \) with \( \sigma'_s = \sigma'_s \) for all \( \sigma'_s \).

We need to show this two conclusion : \( \sigma'_s \approx \sigma'_s \) and \( a \) is an executable action from \( (P', \sigma'_s) \).

From the definition of \( \approx \), we have that \( \sigma'_s \approx \sigma'_s \). We process by case on \( a \):

- \( a = R \). Obviously, \( a \) is an executable action from \( (P', \sigma'_s) \). Then from the definition of data-race-free, we know that \( \forall k \in [0, n], \text{if} \ (a_k, i_k) \neq (a, i) \), and \( a_k \) is executed before \( a \) in the transition, then there exists such rel-acq pairs chain \( \text{Rel-Acq}^{(a, i)} \) in the strong executions. We assume the event has been put into the buffer in this step is \( e = (t_s, r := x \cdot) \).
1. if $\mathcal{C}$ is an arbitrarily computation from $\sigma'^r$ such that $\mathcal{C} = \sigma'^r \xrightarrow{ba_0} \sigma'^1 \ldots \xrightarrow{\text{Exe}_e} \sigma'^i \xrightarrow{\text{bi}_j} \sigma'^{i+1} \ldots \xrightarrow{\text{bi}_{m-1}} \sigma'^{m''}$ with no replay event $e$ and $bi_{j-1} = i$. Now we discuss on $(ba_j, bi_j)$.
   - If $bi_j = bi_{j-1}$, from the operation semantics on dependence, we know that there is no dependence between this two buffer actions, therefore we can exchange these two buffer actions in the transition exists the buffer action and reach the same state $\sigma'^{i+1}$.
   - If $bi_j \neq bi_{j-1}$ and $ba_j \notin \{\text{Exe}_e, \text{Exe}_e\}$. In this case we can easily switch this two buffer actions positions to reach the same state $\sigma'^{i+1}$.
   - If $bi_j \neq bi_{j-1}$ and $ba_j = \text{Exe}_e$. In this case, if $e'$ is not a write event on the location \(t\), we also can switch $ba_j$ and $bi_{j-1}$. If $e'$ is a write event on the location \(t\), as $(P, \sigma')$ is race free, then we have that exists such actions $a', i', k$ in the strong transitions such that $a' \preceq e'$ and $\text{Rel-Acq}_i^{r_0}$, where $k \in [0, n]$ and $i' = bi_{j-1}$. Then we know that there exist a acquire event $e_1$ has been executed before $bi_{j-1}$, and exists a release event $e_2$ executed after $ba_j$. But this contradicts that synchronization events must be executed in order.
   - If $bi_j \neq bi_{j-1}$ and $ba_j = \text{Exe}_e$. This case is similar the last one, if $e'$ is write on other locations, we can exchange the buffer actions, else the case do not happen.

Now we have a new computation from $\mathcal{C}$: $\sigma'^{r''} \xrightarrow{ba_0} \sigma'^1 \ldots \xrightarrow{\text{bi}_j} \sigma'^1 \ldots \xrightarrow{\text{bi}_{m-1}} \sigma'^{m''}$. We can apply the switch many times until we transpose the buffer action $\text{Exe}_e$ to the end of this computation and reach the same final state. Now we have $\mathcal{C}' = \sigma'^{r''} \xrightarrow{ba_0} \sigma'^1 \ldots \xrightarrow{\text{bi}_j} \sigma'^1 \ldots \xrightarrow{\text{bi}_{m-1}} \sigma'^{m''} \xrightarrow{\text{Exe}_e} \sigma'^{m''}$. And we know $\sigma'^{r''}$ are equal to $\sigma'^r$ except for $\sigma'^r = \sigma'^r B = \sigma'^r \cup \{e\}$. So we can have such computation from $\sigma'^r$ that $\sigma'^r = \sigma'^r \cup \{e\}$ and $\forall h \in [0, m-1], \sigma'^{m''} \cdot m = \bar{\sigma}' \cdot m \land \bar{\sigma}' \cdot TQ = \bar{\sigma}' \cdot TQ \land \sigma'^{m''} \cdot TQ^r \times \sigma'^{m''} \cdot L = \bar{\sigma}' \cdot TQ \land \sigma'^{m''} \cdot L$. Since $\sigma'^r \approx \sigma'^r$, then we have $\sigma'^{m''} \cdot MRLT = \sigma'^r \cdot MRLT$. And the $e$ can only read $Value(\sigma'^{m''}, t)$ since $(P^{\theta}, \sigma'^r)$ is race free and $\text{Rel-Acq}$ is exists by Definition 5. Then we have $\sigma'^{m''} \cdot MRLT = \sigma'^r \cdot MRLT$.}

2. if $\mathcal{C}$ is an computation from $\sigma'^r$ and replay the event $e$ in the transitions. We assume that $\mathcal{C} = \sigma'^r \xrightarrow{ba_0} \sigma'^1 \ldots \xrightarrow{\text{bi}_j} \sigma'^k \ldots \xrightarrow{\text{bi}_{m-1}} \sigma'^{m''}$. As we argue above, there is no exists buffer action which write to location \(l\) from \([k, m]\), so whatever how many times the event $e$ has been replayed, it always read the same value as it’s first execution. Therefore we can know that the final state would be the same if we just drop all the buffer action which replay event $e$ from the transition. Then we can conclude this case as above.

- $a = W \ x$. There is two cases:
  1. We assume the event has been put into the buffer in this step is $e = (i, n + 1, x := n_k)$.
     - (a) We assume that $\mathcal{C} = \sigma'^r \xrightarrow{ba_0} \sigma'^1 \ldots \xrightarrow{\text{Exe}_e} \sigma'^1 \ldots \xrightarrow{\text{bi}_{m-1}} \sigma'^{m''}$ with $\text{buff}(\sigma'^{m''}) = \emptyset$. Because $(P, \sigma'^r)$ is data-race-free, then we konw that $\forall k \in [0, n], if (a_k, i_k) \neq (a, i)$, then there exists such rel-acq pairs chain $\text{Rel-Acq}_{i_k}^{r_k}$ in the executions. As we did above, we can easily transpose $\text{Exe}_e$ to the
end of the computation and reach the same final state. Now we have 
\[ C = \sigma'' \xrightarrow{\text{ba}_0} \sigma''_1 \xrightarrow{\text{Exe}_1} \sigma''_2 \xrightarrow{\text{ba}_1} \sigma''_3, \]
and we know \( \sigma''_i \) are equal to \( \sigma''_i \) except for \( \sigma''_{r''}.B = \sigma.r.B \cup \{e\}. \) So we can have such computation from \( \sigma'' \) that \( \sigma'' \xrightarrow{\text{ba}_0} \sigma''_1 \xrightarrow{\text{ba}_1} \sigma''_2 \xrightarrow{\text{ba}_2} \cdots \xrightarrow{\text{ba}_{m-1}} \sigma''_{m-1} \xrightarrow{\text{ba}_m} \sigma''_m, \) and \( \forall h \in [0, m-1].\sigma''_{h''}.m = \sigma''_{h''}.m \land \sigma''_{h''}.TQ = \sigma''_{h''}.TQ \land \sigma''_{h''}.L = \sigma''_{h''}.L. \) Since \( \sigma'' \approx \sigma'_s \), then we have \( \sigma''_{m-1} \xrightarrow{\text{MRLT}} \sigma'_s. \) Therefore we have \( \sigma''_{m-1} \xrightarrow{\text{MRLT}} \sigma'_s \) by the definition of data-race-free, we have that \( e \) has Rel-Acq chain with any element in the location \( \ell \)'s history. Therefore we have \( \text{Value}(\sigma''_{m''}, \ell) = n_1. \) Then we have \( \sigma''_{m''} \xrightarrow{\text{MRLT}} \sigma''_n, \) which derives that \( \sigma''_{m''} \approx \sigma'_n \).

(b) We assume that \( C = \sigma'' \xrightarrow{\text{ba}_0} \sigma''_1 \xrightarrow{\text{Rep}_e} \sigma''_2 \xrightarrow{\text{Exe}_e} \sigma''_3 \xrightarrow{\text{ba}_4} \sigma''_4 \xrightarrow{\text{Rep}_e} \sigma''_5 \xrightarrow{\text{Exe}_e} \sigma''_6 \xrightarrow{\text{ba}_7} \sigma''_7 \xrightarrow{\text{Rep}_e} \sigma''_8 \xrightarrow{\text{Exe}_e} \sigma''_9 \xrightarrow{\text{ba}_1} \sigma''_{10}, \)

\( \sigma'' \) with \( \text{buff}(\sigma''_{m''}) = \emptyset. \) As \( n_1 \) has the same value in \( \text{Rep}_e \) and \( \text{Exe}_e \), then the buffer action \( \text{Exe}_e \) does not change the value which \( \text{Rep}_e \) done in the memory history. Then we can have another computation which reach the same final state \( \sigma''_{m''}. \sigma'' \xrightarrow{\text{ba}_0} \sigma''_1 \xrightarrow{\text{Rep}_e} \sigma''_2 \xrightarrow{\text{Exe}_e} \sigma''_3 \xrightarrow{\text{ba}_4} \sigma''_4 \xrightarrow{\text{Rep}_e} \sigma''_5 \xrightarrow{\text{Exe}_e} \sigma''_6 \xrightarrow{\text{ba}_7} \sigma''_7 \xrightarrow{\text{Rep}_e} \sigma''_8 \xrightarrow{\text{Exe}_e} \sigma''_9 \xrightarrow{\text{ba}_1} \sigma''_{10}. \)

Then we can conclude this case as we did above.

(c) We assume that \( C = \sigma'' \xrightarrow{\text{ba}_0} \sigma''_1 \xrightarrow{\text{Rep}_e} \sigma''_2 \xrightarrow{\text{Exe}_e} \sigma''_3 \xrightarrow{\text{ba}_4} \sigma''_4 \xrightarrow{\text{Rep}_e} \sigma''_5 \xrightarrow{\text{Exe}_e} \sigma''_6 \xrightarrow{\text{ba}_7} \sigma''_7 \xrightarrow{\text{Rep}_e} \sigma''_8 \xrightarrow{\text{Exe}_e} \sigma''_9 \xrightarrow{\text{ba}_1} \sigma''_{10}, \)

\( \sigma'' \) with \( \text{buff}(\sigma''_{m''}) = \emptyset. \) In this case, we know there is a read buffer action read from location \( \ell \) issued by other thread which thread ID does not equal to \( i \) between \( \text{Rep}_e \) and \( \text{Del}_e. \) We assume this buffer action is \( e' \) and \( (a', i') \) is the action pair in the strong execution such that \( \sigma \in \sigma' e'. \) As \( e' \) can read the value which wrote by \( e, \) and \( RF(P, \sigma'_{h''}) \), then we have that \( \text{Rel-Acq}^{(l, i, f)}_{\sigma''_{m''}}. \) But from the strong execution, we know that \( a \) is executed after \( a' \), so there is exists release-acquire chain \( \text{Rel-Acq}^{(l, i, f)}_{\sigma''_{m''}}. \) That leads to a contradiction. Therefore this situation doesn’t happen in race free program.
not, that means the value of $r$ is changed during the replay. However, due to our replay mechanism, that means some $r'$ reads from a different value from memory when it is executed again, and the value is passed to $r(r'$ may be $r$, or though some expression assignment) at last. That is impossible since we show in the last case, then the buffer action $\textbf{Exe} e$ does not change the value which $\textbf{Rep} e$ done in the memory history. Then we can have another computation which reach the same final state $\sigma_r^{m''}$:

\[
\sigma_r'' \xrightarrow{\text{Rep} e}_i \sigma_r''' \xrightarrow{\text{Exe} e}_i \sigma_r^{m''}.
\]

Then we can conclude this case as we did above.

(c) We assume that $e' = \sigma_r'' \xrightarrow{\text{buff}} \sigma_r''' \xrightarrow{\text{Exe} e}_i \sigma_r^{m''} \xrightarrow{\text{Del} e}_i \sigma_r^{m''} \xrightarrow{\text{buff}} \sigma_r^{m''}$ with $\text{buff}(\sigma_r^{m''}) = \emptyset$. In this case, we know there is a read buffer action read from location $\ell$ issued by other thread which thread ID does not equal to $i$ between $\text{Rep} e$ and $\text{Del} e$. We assume this buffer action is $e'$ and $(a',i')$ is the action pair in the strong execution such that $a@e'$. As $e'$ can read the value which wrote by $e$, and $RF(P,\sigma_0')$, then we have that $\text{Rel-Acq}_i(a')$. But from the strong execution, we know that $a$ is executed after $a'$, so there is exists release-acquire chain $\text{Rel-Acq}_i(a')$. That leads to a contradiction. Therefore this situation doesn’t happen in race free program.

- $a = \textbf{cmp} r_k$. In this case, we know that $\sigma_r''$ is equal to $\sigma_r'''$, and $\sigma_r'' = \sigma_r'''$, therefore it is clear that $\sigma_r'' \approx \sigma_r'''$. The only thing we need to prove is the value of $r_k$ in the thread $i$ in the $\sigma_r$ and $\sigma_r'$ are equal. since $\sigma_r'' \approx \sigma_r'''$, then we assume that $\sigma_r \not\approx \sigma_r'$. Then we have $\sigma_r'' \approx \sigma_r'''$. Since action $a$ can be executed from state $\sigma_r'$, which means there is no any write to the register $r$ in the thread $i$. Therefore we have $\sigma_r.TQ(r_k) = \sigma_r''TQ(r_k)$. Then we have $\sigma_r.TQ(r_k) = \sigma_r''TQ(r_k)$.

- $a = \textbf{acq} l$. Since the $\textbf{lock}$ statement is executed immediately both in the weak and strong transition, so it’s easily to conclude.

- $a = \textbf{ld} v$. We assume the event has been put into the buffer in this step is $e = (ts, r := v)$. If $e'$ is an arbitrary computation from $\sigma_r''$ such that $e' = \sigma_r'' \xrightarrow{\text{buff}} \sigma_r''' \xrightarrow{\text{Exe} e}_i \sigma_r'' \xrightarrow{\text{Del} e}_i \sigma_r^{m''} \xrightarrow{\text{buff}} \sigma_r^{m''}$. In our RMM’s operation semantics, the execution of read/write on volatile variable must consistent with synchronized order, which is decided by the order of the transformation of statement to event. Therefore the synchronization order is the same in both weak and strong transitions. Then we know that there is no exists read or write to volatile location $x$ from $[j, m)$, so we can transpose the $\textbf{Exe} e$ to the end of the computation. Then we can analyse as before.

- $a = \textbf{st} v$. This case is similar to the last.

- $a = \textbf{rel} l$. This case is trivial because in any computation of $\sigma_r''$, we can easily switch the event $e$ which us $a@e$ to the last position of the computation.

- $a = \textbf{exp} r$. This case is trivial because the correspond event with $a$ do not access memory.

To prove that, the weak semantics does not deviate from the interleaving semantics as regards data-race free programs, we need the following lemma:

**Lemma 2.** if $(P^0, \sigma_0')$ is racefree and $\sigma_0' \xrightarrow{\text{MRLT}} \sigma_0' \land \text{buff}(\sigma_0') = \emptyset$, and $(P^0, \sigma_0') \xrightarrow{\ast} (P', \sigma_0')$, then there exists $\sigma_0''$ such that $(P', \sigma_0'') \xrightarrow{\ast} (P', \sigma_0')$.
Proof. We assume that the weak execution from \((P^0, \sigma^0_r)\) to \((P', \sigma'_r)\) is:
\[
\gamma = (P^0, \sigma^0_r) \rightarrow^{a_0}_{i_0} (P^1, \sigma^1_r) \ldots \rightarrow^{a_{n-1}}_{i_{n-1}} (P^n, \sigma^n_r) \quad \text{with} \quad (P^n, \sigma^n_r) = (P', \sigma'_r) \quad \text{and} \quad a_{n-1} = a \land i_{n-1} = i
\]
Therefore we proceed by cases on \(n\):

- **Base**: \(n = 0\). This case is trivial since \((P^0, \sigma^0_r) \sim^{\sigma^0_r \sigma^0_s} (P, \sigma_s)\) by the definition of \(\sim^{\sigma^0_r \sigma^0_s}\).

- **Induction**: \(n > 0\). By induction hypothesis, there exists \(\sigma''_r\) such that \((P^{n-1}, \sigma''_r) \sim^{\sigma^0_r \sigma^0_s} (P^{n-1}, \sigma''_r)\).

\[
\vdash (P^{n-1}, \sigma''_r) \rightarrow^{a_{n-1}} (P^n, \sigma^n_r), \quad \text{then} \quad \text{Lemma 1, there exists } \sigma'_s \text{ such that:}
\]
\[
(P^{n-1}, \sigma''_r) \rightarrow^{a_i} (P^n, \sigma'_s) \land (P^n, \sigma^n_r) \sim^{\sigma^0_r \sigma^0_s} (P^n, \sigma'_s).
\]
Then we can conclude this case.

**Corollary 1.** If \((P, \sigma_s)\) is race free, and \(\sigma_r \overset{\text{MRLT}}{\rightarrow} \sigma_r \land \text{buff} (\sigma_r) = \emptyset, \text{then:}
\]
\[
\forall P', \sigma' _r . ((P, \sigma_s) \rightarrow^{\ast} (P', \sigma' _r) \Rightarrow \exists \sigma'_s . ((P, \sigma_s) \rightarrow^{\ast} (P', \sigma'_s) \land \sigma'_s \approx \sigma'_s))
\]

**Proof.** We proceed by cases on \((P, \sigma_s) \rightarrow^{\ast} (P', \sigma'_r)\):

- \((P, \sigma_s) \rightarrow^{\ast} (P', \sigma'_r)\). Apply Lemma 2, there exists \(\sigma'_s\) such that \((P', \sigma'_s) \sim^{\sigma^0_r \sigma^0_s} (P', \sigma'_s)\). With the definition of \(\sim^{\sigma^0_r \sigma^0_s}\), we have

\[
(P, \sigma_s) \rightarrow^{\ast} (P', \sigma'_s) \land \sigma'_s \approx \sigma'_s.
\]
- \((P, \sigma_s) \rightarrow^{\ast} (P', \sigma'_s)\). Apply Lemma 2 there exists \(\sigma'_s\) such that \((P', \sigma'_s) \sim^{\sigma^0_r \sigma^0_s} (P', \sigma'_s)\). With the definition of \(\sim^{\sigma^0_r \sigma^0_s}\), we have \((P, \sigma_s) \rightarrow^{\ast} (P', \sigma'_s)\) and \(\sigma'_s \approx \sigma'_s\).

We can now formulate and prove the DRF-guarantee of the operational semantics presented in section 4.

**Theorem 1 (DRF-Guarantee).** For all \(P, \sigma_r\) and \(\sigma_s\), if \((P, \sigma_s)\) is DRF, \(\sigma_r \overset{\text{MRLT}}{\rightarrow} \sigma_s\), and \(\text{buff} (\sigma_r) = \emptyset\), then the following are true:

- If \((P, \sigma_s) \rightarrow^{\ast} (\text{skip}, \sigma'_s)\) and \(\text{buff} (\sigma'_r) = \emptyset\), then there exists \(\sigma'_s\) such that \((P, \sigma_s) \rightarrow^{\ast} (\text{skip}, \sigma'_s)\) and \(\sigma'_r \overset{\text{MRLT}}{\rightarrow} \sigma'_s\).
- If \((P, \sigma_s) \rightarrow^{\ast} (\text{skip}, \sigma'_s)\), then there exists \(\sigma'_s\) such that \((P, \sigma_r) \rightarrow^{\ast} (\text{skip}, \sigma'_s)\), \(\text{buff} (\sigma'_s) = \emptyset\) and \(\sigma'_r \overset{\text{MRLT}}{\rightarrow} \sigma'_s\).

The theorem says, starting from related initial states, if a DRF program reaches a final state \(\sigma'_s\) in our relaxed semantics, it could also reach a strong state \(\sigma_s\) in SC semantics such that \(\sigma'_r \overset{\text{MRLT}}{\rightarrow} \sigma'_s\); and the inverse is also true.

**Proof.** The first half of our DRF-Guarantee result holds since it is a special case of Corollary 1. And the second half want to show that weak semantics can simulate whatever the interleaving semantics have done. This is trivial, since the issuance of events in our weak machine follows the interleaving semantics. We could simulate the strong machine by executing an event immediately after its issuance, and never replay it. Then the weak semantics just works precisely as interleaving semantics done.
B Program Transformations in OHMM

Following Ševčík and Aspinall [16], we study the validity of some simple program transformations in OHMM. As shown in Fig. 13, we take the same set of transformations considered in Ševčík and Aspinall [16], except the trace-preserving transformations and the external action reordering transformation. We omit the former because we do not use a trace semantics here. The latter is omitted because it does not apply in our language, which does not produce external events. Figure 13 also shows the validity of the transformations in SC, JMM, JMM-Alt [2] and OHMM. The result for the first three models are taken directly from [16]. The result under OHMM is proved here. All the transformations are valid in our model, which means OHMM can accommodate more optimizations (Note the transformations studied here are defined more syntactically in Figs. 14 and 15 than those in [2], which are semantically defined and could be more general than ours).

B.1 Transformations

We divide the transformations into two classes: elimination and reordering. Irrelevant read introduction does not belong to either of them, but it can be defined as the inverse of irrelevant read elimination (rule E-IR below). The set of eliminations we consider are defined in Fig. 14, including:

- Elimination of a read following a read from the same location (rule E-RAR).
- Elimination of a read following a write to the same location (rule E-RAW).
- Elimination of a write following a read with the same value from the same location (rule E-WAR).
- Elimination of a write preceding a write to the same location (rule E-WBW).
- Elimination of a read that whose value is not used (rule E-IR).

The reordering transformations are defined in Fig. 15, including:

- Reordering of independent non-conflicting non-volatile memory accesses (rules R-RR, R-WW, R-WR and R-RW);
- Reordering an lock statement and a preceding normal instruction (rule RoachMotel-L).
- Reordering an Unlock statement and a following normal instruction (rule RoachMotel-U).

Note that in these rules, \( r_1 \) and \( r_2 \) (\( x_1 \) and \( x_2 \)) do not necessarily refer to different registers (variables), unless explicitly required in the premise.

B.2 Validity of Transformations

The validity of a transformation says that any behavior of the target program (the one produced by the transformation) is a behavior of the original one, i.e., the target program does not produce new behaviors. The transformations should
be valid in any context. However, it is possible that the original program may have more behaviors than the target in some transformations, as shown in the following example.

**Example 14 (E-WAR).**

\[
\begin{align*}
  r_1 &:= x; \\
  x &:= r_1; \\
  r_2 &:= x; \\
  x &:= 2; \\
  &\xrightarrow{e} r_1 := x; \\
  r_2 &:= x; \\
  x &:= 2;
\end{align*}
\]

The transformation is done by applying the E-RAR over the left thread. In the source program, \( r_2 \) can read the value 2 (written by \( x := r_1 \)), which is not possible in the target, where the only write operation is \( x := 2 \), and \( r_2 \) can not read this value since this write happens after it in program order.

When we compare behaviors of programs, we compare their final states reached from the same initial state. Below we define \( \sigma = \text{obsv} \sigma' \), an observational equality between \( \sigma \) and \( \sigma' \).

\[
\begin{align*}
  \sigma &\xrightarrow{=} \sigma' \quad \text{def} \quad \sigma.TQ.rf = \sigma'.TQ.rf \\
  \sigma &\xrightarrow{t} \sigma' \quad \text{def} \quad \sigma.L = \sigma'.L \\
  \sigma &\xrightarrow{b} \sigma' \quad \text{def} \quad \text{buff}(\sigma) = \text{buff}(\sigma') = \emptyset \\
  \sigma &\xrightarrow{m} \sigma' \quad \text{def} \quad \text{dom}(\sigma.m) = \text{dom}(\sigma'.m) \land \forall x \in \text{dom}(\sigma.m). \\
  &\quad \quad \text{\sigma.m}(x) = \text{\sigma'.m}(x) \\
  &\quad \quad \forall i, \text{visible}(i, \sigma.i, \sigma.m(x)) = \text{visible}(i, \sigma'.i, \sigma'.m(x)) \\
  \sigma &\xrightarrow{=} \sigma' \quad \text{def} \quad \sigma \xrightarrow{r} \sigma' \land \sigma \xrightarrow{b} \sigma' \land \sigma \xrightarrow{m} \sigma' \land \sigma \xrightarrow{t} \sigma' \\
  \sigma &\xrightarrow{=} \sigma' \quad \text{def} \quad \forall i, \text{visible}(i, t, h) \quad \text{def} \quad \{w, v \mid w \in h, \text{visible}(i, t, hv)\}
\end{align*}
\]

Note here we do not require \( \sigma \) and \( \sigma' \) to be literally the same, which is unnecessarily strong for the history-based memory. We say two states have the same memory (i.e., \( \sigma \xrightarrow{=} \sigma' \)) if any subsequent read could see the same set of values (recall the definition of \( \text{visible}(ts, hv, h) \) in Fig. 6).

We use \( P \xrightarrow{T} P' \) to represent a transformation from \( P \) to \( P' \) through either elimination or reordering, i.e., \( \xrightarrow{T} \text{def} \quad \xrightarrow{E} \cup \xrightarrow{S} \). Then \( \xrightarrow{T} \) represents the reflexive transitive closure of \( \xrightarrow{T} \).

**Theorem 2 (Validity of Transformation).** For all \( P, \sigma \) and \( P', \sigma' \), if \( P \xrightarrow{T} * P', (P', \sigma) \xrightarrow{*} (\text{skip}, \sigma') \), and \( \text{buff}(\sigma') = \emptyset \), then there exists \( \sigma'' \) such that \( (P, \sigma) \xrightarrow{*} (\text{skip}, \sigma'') \) and \( \sigma \xrightarrow{\text{obser}} \sigma'' \).

**Proof.** Applying Corollary 2,3,4,5,6, 8 and 9, the proof is trivial.

The theorem says, staring from the same initial states, if a transformed program reaches a final state \( \sigma' \), then the original program could reach a final state \( \sigma'' \) such that \( \sigma' \) and \( \sigma'' \) are observationally equal.

The theorem follows the validity of each individual transformation, which is proved by defining proper simulation relations between the target and the original programs. By the transitivity of \( \xrightarrow{\text{obser}} \), we know arbitrary combinations of individual transformation are also valid.

32
**Validity on E-WAR** In the following paragraphs, we give the details of proving Theorem 2. Using simulation method, we can relate the transitions of target program and original one. We separate the proof into several parts for each transformation. In this subsection, we outline the proof of the validity of E-WAR. Firstly, we can build the relation between the two programs(transformed and original) and states in each step of the executions. Since the buffer of states are not empty in the intermediate step of the transition, observed equivalence between two states can not maintain. Therefore we need to design a new equal relation to satisfy the simulation.

\[
\text{match}(e_1, e_2) \overset{\text{def}}{=} e_1.t = e_2.t \land e_1.tsd = e_2.tsd
\]

\[
\sigma \vdash b \sigma' \overset{\text{def}}{=} \forall e \in \text{buff}(\sigma'). \exists e' \in \text{buff}(\sigma). \text{match}(e, e')
\]

\[
\land \forall e_1, e_2 \in \text{buff}(\sigma'). e_1.t < e_2.t
\]

\[
\Rightarrow \exists e'_1, e'_2 \in \text{buff}(\sigma). \text{(match}(e_1, e'_1)
\]

\[
\land \text{match}(e_2, e'_2) \land e'_1.t < e'_2.t
\]

\[
\land (\text{sizeof}(\text{buff}(\sigma')) = \text{sizeof}(\text{buff}(\sigma))
\]

\[
\forall (\exists e_1, e_2 \in \sigma. \text{Opt}(e_1, e_2)
\]

\[
\land \exists e'_1 \in \sigma'. \text{match}(e_1, e'_1)
\]

\[
\land \exists e'_2 \in \sigma'. \text{match}(e_2, e'_2))
\]

\[
\sigma \overset{\text{E-WAR}}{=} \sigma' \overset{\text{def}}{=} \forall e \in \text{buff}(\sigma). \exists e' \in \text{buff}(\sigma). \text{match}(e, e')
\]

\[
\land \forall e_1, e_2 \in \text{buff}(\sigma). e_1.t < e_2.t
\]

\[
\Rightarrow \exists e'_1, e'_2 \in \text{buff}(\sigma). \text{(match}(e_1, e'_1)
\]

\[
\land \text{match}(e_2, e'_2) \land e'_1.t < e'_2.t
\]

\[
\land (\text{sizeof}(\text{buff}(\sigma')) = \text{sizeof}(\text{buff}(\sigma))
\]

**Definition 8 (The simulation relation).**

\[
(P, \sigma) \sim_0 (P', \sigma') \overset{\text{def}}{=} (P \overset{\text{E-WAR}}{\rightarrow} P' \land \sigma \overset{\text{E-WAR}}{\rightarrow} \sigma')
\]

\[
\land \forall P'', \sigma''. (P', \sigma') \rightarrow (P'', \sigma'') \Rightarrow \exists P'''. \sigma'''. (P, \sigma) \rightarrow^* (P''', \sigma''')
\]

\[
\land (P''', \sigma''') \sim_{n-1} (P'', \sigma'')
\]

\[
(\text{skip}, \sigma) \sim_0 (\text{skip}, \sigma') \overset{\text{def}}{=} \sigma \overset{\text{E-WAR}}{\rightarrow} \sigma'
\]

\[
(P, \sigma) \sim_0 (P', \sigma') \overset{\text{def}}{=} P \overset{\text{E-WAR}}{\rightarrow} P' \land \sigma \overset{\text{E-WAR}}{\rightarrow} \sigma'
\]

\[
(P, \sigma) \sim_0 (P', \sigma') \overset{\text{def}}{=} \forall n. (P, \sigma) \sim_n (P', \sigma')
\]

**Lemma 3.** For all \( P, \sigma, P', \sigma' \), if \( P \overset{\text{E-WAR}}{\rightarrow} P' \) and \( \sigma \overset{\text{E-WAR}}{\rightarrow} \sigma' \), and we assume that the execution of \( P' \) can terminate, then we have that \( (P, \sigma) \sim (P', \sigma') \)

**Proof.** As we define before, we need to show that \( \forall n. (P, \sigma) \sim_n (P', \sigma') \)

We do induction over \( n \):

- **Base:** \( n = 0 \). This case is trivial by using definition directly.

- **Inductive:** We assume that

  For all \( P, \sigma, P', \sigma' \), if \( P \overset{\text{E-WAR}}{\rightarrow} P' \) and \( \sigma \overset{\text{E-WAR}}{\rightarrow} \sigma' \) and \( P' \) is terminal, then

  \( (P, \sigma) \sim_n (P', \sigma') \) holds

  We need to prove that:

  For all \( P, \sigma, P', \sigma' \), if \( P \overset{\text{E-WAR}}{\rightarrow} P' \) and \( \sigma \overset{\text{E-WAR}}{\rightarrow} \sigma' \) and \( P' \) is terminal, then

  \( (P, \sigma) \sim_{n+1} (P', \sigma') \) holds

  The proof is shown below:

  \( \forall P'', \sigma''. (P', \sigma') \rightarrow (P'', \sigma'') \), we case on the structures of \( P'' \) and \( P' \)

  - \( P'' = P' \). This case means the transitions is not command to events. Then we have that by operational semantics:

    \( \sigma' \overset{ba}{\rightarrow} \sigma'' \), then we case on \( ba \).
\textbf{Corollary 4.} For all $P$, \( \text{Exe} \) can in this case, we case on $e$, and we assume that the match event in $\sigma$ is $e'$:

- $\exists \epsilon_1 \in \sigma$. $\epsilon_1 \in t_{e_1} \land \neg \exists \epsilon_2 \in \sigma'$. \texttt{match}(\epsilon_1, \epsilon_2) \land \texttt{Opti}(\epsilon_1, e')$. For instance, we assume that $\epsilon_1 = \langle t_{s_1}, x = i \rangle$ and $e = \langle t_{s}, x = i \rangle$. Then we have $e' = \langle t_{s'}, x = i \rangle$. Now we let $\sigma \xrightarrow{\text{Exe} \ e_1} \sigma'$. $e_1$ can be executed since there is no depend event in the $\sigma$, if not, we let the depend event is $e_3$, then we have that these exists event $e_3'$ in the $\sigma$ such that $\texttt{match}(e_3, e_3')$ and $e$ depend on $e_3'$, which get a contradiction). Then we let $\sigma \xrightarrow{\text{Exe} \ e_3'} \sigma''$. Now we only need to show that $\sigma'' \overset{\text{E-WAR}}{=} \sigma'$. We can easily have that $\forall i, \text{visibleV}(i, \sigma''$, $\cdot, h) = \text{visibleV}(i, \sigma''$, $\cdot, h)$. where $h = \sigma''$. $m(x)$. Then we have $\sigma'' \overset{\text{E-WAR}}{=} \sigma''$, and using induction hypothesis to conclude.

- others. the situation is trivial since we can let $\sigma \xrightarrow{\text{Exe} \ e'''} \sigma'''$ and easily have $\sigma''' \overset{\text{E-WAR}}{=} \sigma''$, and using induction hypothesis to conclude.

- $P'' \neq P'$, if $P = P'$, this case is trivial.

* We assume that $P' = P'[\text{P} \mid \text{tid}. r := E; C]$ and $P = P[r := x; r := E; C]$.

- if $P'' = P'[\text{P} \mid \text{tid}. r := E; C]$, then we can let $P''' = P'[r := x; r := E; C]$, and can easily find the according $\sigma'' \overset{\text{E-WAR}}{=} \sigma''$. Then we have $P''' \overset{\text{E-WAR}}{=} P''$, then we can using induction hypothesis to conclude.

- if $P'' = P[\text{P} \mid \text{tid}. C]$, then we can let $P''' = P[\text{P} \mid \text{tid}. C]$ (which means $(P, \sigma)$ get two steps to reach $(P'''$, $\sigma''$). And as we did before, we can easily to conclude.

* We assume that $P' = P[\text{P} \mid \text{tid}. \text{While}(r)C_1; C_2]$ and $P = P[\text{P} \mid \text{tid}. \text{While}(r)C_1; C_2]$ where $C_1 \overset{\text{E-WAR}}{=} C_2$. If $P'' = P[\text{P} \mid \text{tid}. \text{While}(r)C_1; C_2]$, then as we did before, we can easily have the conclusion. If $P'' = P[\text{P} \mid \text{tid}. \text{While}(r)C_1; C_2]$, then we can let $P''' = P[\text{P} \mid \text{tid}. C_1; \text{While}(r)C_1; C_2]$, and $\sigma \overset{\text{E-WAR}}{=} \sigma'$, we know that $\sigma(\text{tid}(r) = \sigma'(\text{tid}(r)$, and there is no event that must register $r$ in the buffer of $\sigma$, so we have this step $(P', \sigma) \rightarrow (P'''$, $\sigma)$, and $(P'', \sigma') \rightarrow (P'''$, $\sigma')$. Then we can have the conclusion.

\textbf{Corollary 2.} For all $P$, $\sigma$ and $P'$, if $P \overset{\text{E-WAR}}{=} P'$, $(P', \sigma) \rightarrow^* (\text{skip}, \sigma')$, and $\text{buff}(\sigma') = \emptyset$, then there exists $\sigma''$ such that $(P, \sigma) \rightarrow^* (\text{skip}, \sigma'')$ and $\sigma'' \overset{\text{obser}}{=} \sigma''$.

\textbf{Proof.} Applying Lemma 3, we can have that $(P, \sigma) \sim (P', \sigma)$. Since the definition of simulation, we know that there exists $\sigma''$ such that $(P, \sigma) \rightarrow^* (\text{skip}, \sigma''$, $\sigma'' \overset{\text{obser}}{=} \sigma''$, and $\text{buff}(\sigma') = \text{buff}(\sigma'') = \emptyset$. Then we have that $\sigma'' \overset{\text{obser}}{=} \sigma''$ by definition of $\overset{\text{obser}}{=}$ and $\overset{\text{E-WAR}}{=}$.

\textbf{Validity of E-WBW and E-IR} Simulations on E-WBW and E-IR is as same as E-WAR except for the definition of $\text{Opti}$. Therefore we only resent the corollary here.

\textbf{Corollary 3.} For all $P$, $\sigma$ and $P'$, if $P \overset{\text{E-WBW}}{=} P'$, $(P', \sigma) \rightarrow^* (\text{skip}, \sigma')$, and $\text{buff}(\sigma') = \emptyset$, then there exists $\sigma''$ such that $(P, \sigma) \rightarrow^* (\text{skip}, \sigma'')$, and $\sigma'' \overset{\text{obser}}{=} \sigma''$.

\textbf{Corollary 4.} For all $P$, $\sigma$ and $P'$, if $P \overset{\text{E-IR}}{=} P'$, $(P', \sigma) \rightarrow^* (\text{skip}, \sigma')$, and $\text{buff}(\sigma') = \emptyset$, then there exists $\sigma''$ such that $(P, \sigma) \rightarrow^* (\text{skip}, \sigma'')$, and $\sigma'' \overset{\text{obser}}{=} \sigma''$. 

34
Validity of E-RAR and E-RAW

As we did before, we use simulation to prove validity of E-RAR. We only need a little change on the definition of equality between \( \sigma \) and \( \sigma' \):

\[
\text{elim}(e_1, e_2) \overset{\text{def}}{=} e_1, ts = e_2, ts
\]
\[
\land (e_1, t = r := [lo]_r \land e_2, t = r := n)
\]
\[
\sigma \xrightarrow{b} \sigma' \overset{\text{def}}{=} \text{sizeof}(\text{buff}(\sigma_r)) = \text{sizeof}(\text{buff}(\sigma_r))
\]
\[
\land \exists e \in \text{buff}(\sigma_r). (\exists e' \in \text{buff}(\sigma_r). e = e')
\]
\[
\lor (\exists e' \in \text{buff}(\sigma_r). \text{elim}(e', e))
\]

Definition 9 (The simulation relation).

\[
(P, \sigma) \sim^n (P', \sigma') \overset{\text{def}}{=} (P, \sigma) \xrightarrow{\text{E-RAR}} P' \land \sigma \xrightarrow{\text{E-RAR}} \sigma'
\]
\[
\land \forall P'', \sigma'', (P', \sigma') \rightarrow (P'', \sigma'') \Rightarrow
\]
\[
\exists P''' \land P'''(P, \sigma) \rightarrow^* (P'', \sigma''')
\]
\[
\land (P', \sigma') \sim^{n-1} (P'', \sigma''')
\]

Lemma 4. For all \( P, \sigma, P', \sigma' \), if \( P \xrightarrow{\text{E-RAR}} P' \) and \( \sigma \xrightarrow{\text{E-RAR}} \sigma' \), and we assume that the execution of \( P' \) can terminate, then we have that \( (P, \sigma) \sim (P', \sigma') \)

Proof. As we define before, we need to show that \( \forall n. (P, \sigma) \sim^n (P', \sigma') \).

We do induction over \( n \):

- Base: \( n = 0 \). This case is trivial by using definition directly.
- Inductive: We assume that

  For all \( P, \sigma, P', \sigma' \), if \( P \xrightarrow{\text{E-RAR}} P' \) and \( \sigma \xrightarrow{\text{E-RAR}} \sigma' \) and \( P' \) is terminal, then

  \( (P, \sigma) \sim^0 (P', \sigma') \) holds

  We need to prove that:

  For all \( P, \sigma, P', \sigma' \), if \( P \xrightarrow{\text{E-RAR}} P' \) and \( \sigma \xrightarrow{\text{E-RAR}} \sigma' \) and \( P' \) is terminal, then

  \( (P, \sigma) \sim^{n+1} (P', \sigma') \) holds

  The proof is shown below:

  \( \forall P'', \sigma'' \vdash (P', \sigma') \rightarrow (P'', \sigma''), \) we case on the structures of \( P'' \) and \( P' \)

  - \( P'' \equiv P' \). This case means the transitions is not command to events. Then we have that by operational semantics:

    \( \sigma' \xrightarrow{ba} \sigma'' \), then we case on \( ba \).

    \( \ast \) \( ba = \text{Exe} \ e \). In this case, we case on \( e \), and we assume that the mapped event in \( \sigma \) is \( e' \):

      - if \( \text{elim}(e, e') \). For instance, we assume that \( e, t = r_2 := r_1 \) and \( e', t = r_2 := x \). Since \( e \) can be executed, then there is no event that writes to \( r_2 \) and \( r_1 \) or read from \( r_2 \) in the buffer of \( \sigma' \) whose time stamp is more than \( e \). Therefore we can have that there is no event that writes \( r_2 \) or read from \( r_2 \). So the \( e' \) can be executed in \( \sigma_r \). And the value of \( r_2 \) read in \( \sigma' \) is also visible in \( \sigma \). Then we can have follow.

35
if $e = e'$. This case is trivial.

* $ba = Rep e$. This case is the same to last.

* $P'' \neq P'$. The proof of this case is the same to that of the Lemma 6.

Corollary 5. For all $P$, $\sigma$ and $P'$, if $P \xrightarrow{E-RA\!R} P'$, $(P', \sigma) \rightarrow^* (\text{skip}, \sigma')$, and $\text{buf}(\sigma') = \emptyset$, then there exists $\sigma''$ such that $(P, \sigma) \rightarrow^* (\text{skip}, \sigma'')$ and $\sigma' \xrightarrow{obs} \sigma''$.

Corollary 6. For all $P$, $\sigma$ and $P'$, if $P \xrightarrow{E-R\!A\!W} P'$, $(P', \sigma) \rightarrow^* (\text{skip}, \sigma')$, and $\text{buf}(\sigma') = \emptyset$, then there exists $\sigma''$ such that $(P, \sigma) \rightarrow^* (\text{skip}, \sigma'')$ and $\sigma' \xrightarrow{obs} \sigma''$.

Validity of Reordering In the following paragraphs, we outline the proof of the validity of reordering non-conflicting normal memory reads. Using the same method, we can also prove others reordering transformations.

In order to trace the behavior of executing the elimination instructions, we need add some properties to events and instruction which can help us to distinguish the normal instructions and the elimination instruction. We assume that users can know which two instructions are reordered in $P$ and $P'$, and give the reorder instructions a special sign in $P'$. When the instructions of $P'$ is turned into events in the machine, the events of signed instructions(reorder instruction) will have one more properties. At the same time, we build a table to store the information of the time in which the reordering instructions transformed to events:

$$
\text{rec} := \langle \text{uid}, t_1, t_2 \rangle
$$

$$
\text{tab} := \text{rec} :: \text{tab}
$$

Auxiliary Definition:

$$
\text{offset}(t, \text{tab}) := \begin{cases} 
1 & \exists \text{rec} \in \text{tab} \text{.rec}.t_1 \leq t < \text{rec}.t_2 \\
0 & (\exists \text{rec}_1, \text{rec}_2 \in \text{tab} \text{.rec}_2, \\
& \text{uid} = \text{rec}_1 \text{.uid} + 1 \\
& \land \text{rec}_1.t_2 < t < \text{rec}_2.t_1) \\
\land \forall t < \min \text{rec}(\text{tab}).t_1 \\
\land \forall t > \max \text{rec}(\text{tab}).t_2 \\
\land -(t - \text{rec}.t_1) \exists \text{rec} \in \text{tab} \text{.rec}.t_2 = t
\end{cases}
$$

$$
\sigma \xrightarrow{bs} \sigma' \overset{\text{def}}{=} \text{sizeof} (\text{buf}(\sigma')) = \text{sizeof} (B(\sigma')) \\
\land \forall e' \in \text{buf}(\sigma'). \exists e \in \text{buf}(\sigma). \\
e.e = e'.e \land e.ts.tid = e'.ts.tid \\
\land e.ts.t = e'.ts.t + \text{offset}(e'.ts.t, \sigma'.\text{tab})
$$

36
Proof.

(3) Lemma 5. (The simulation relation).

\[ \sigma \xrightarrow{m_2} \sigma' \overset{\text{def}}{=} \forall l \in \text{dom}(\sigma'). \sigma'.m(l) = n \Rightarrow \sigma.m(l) = n \land \sigma'.m(x) = h' \Rightarrow (\text{sizeof}(\sigma.m(x)) = \text{sizeof}(h')) \land \forall wv \in h. \exists wv \in \sigma.m(x). \]

\[ uv.ts.t = uv'.ts.t + \text{offset}(uv'.ts.t, \sigma'.tab) \land \forall wv.v = uv'.v \land uv.ts.tid = uv'.ts.tid \land \forall wv.\mu = uv'.\mu) \land \forall \text{syn}' \in h. \exists \text{syn} \in \sigma.m(x). \]

\[ \text{syn}.ts.t = \text{syn}'.ts.t + \text{offset}(\text{syn}'.ts.t, \sigma'.tab) \land \text{syn}. = \text{syn}'. \land \text{dom}(\sigma.m) = \text{dom}(\sigma'.m) \]

\[ \sigma \xrightarrow{R-RR_1} \sigma' \overset{\text{def}}{=} \sigma \xrightarrow{r} \sigma' \land \sigma \xrightarrow{b_1} \sigma' \land \sigma \xrightarrow{m_2} \sigma' \land \sigma \xrightarrow{l} \sigma' \]

\[ (P, \sigma) \xrightarrow{R-RR_2} (P', \sigma') \overset{\text{def}}{=} \]

\[ P = P.[\text{tid}.C] \land P' = P.[\text{tid}.x := x; C] \land \text{sizeof}(\text{buff}(\sigma)) = \text{sizeof}(\text{buff}(\text{state}RR)) + 1 \land \forall e' \in \text{buff}(\sigma'). \exists e \in \text{buff}(\sigma). \]

\[ \text{e}.t = e'.t \land \text{e}.ts.tid = e'.ts.tid \land \exists e \in \text{buff}(\sigma). \text{e}.t = r := x; \land \exists e' \in \text{buff}(\sigma'). \text{e}.ts.tid = e'.ts.tid \land \exists e \in \text{buff}(\sigma). \text{e}.ts.tid = e'.ts.tid \land \text{maxrec}(\sigma'.\text{tab}).t \_2 = \infty \land \sigma \xRightarrow{m} \sigma' \land \sigma \xrightarrow{l} \sigma' \land \sigma \xrightarrow{m} \sigma' \land \sigma.t = \sigma'.t + 1 \]

Definition 10 (The simulation relation).

\[ (P, \sigma) \xrightarrow{n} (P', \sigma') \overset{\text{def}}{=} ((P \xrightarrow{r} P' \land \sigma \xrightarrow{R-RR_1} \sigma') \land \forall \text{P}', \text{P}''. (P', \sigma') \rightarrow (P'', \sigma'') \Rightarrow \exists (P'', \sigma''). \text{P}. \sigma \rightarrow^{+} (P'', \sigma'') \land (P'', \sigma'') \xrightarrow{n} (P', \sigma')) \]

\[ \text{skip}. \sigma \xrightarrow{n} (\text{skip}. \sigma') \overset{\text{def}}{=} \sigma \xrightarrow{R-RR_2} \sigma' \]

\[ (P, \sigma) \xrightarrow{0} (P', \sigma') \overset{\text{def}}{=} (P \xrightarrow{r} P' \land \sigma \xrightarrow{R-RR_2} \sigma') \land \forall (P, \sigma) \xrightarrow{R-RR_2} (P', \sigma') \]

Lemma 5. For all \( P, \sigma, P', \sigma' \), if \( P \xrightarrow{R-RR} P' \) and \( \sigma \xrightarrow{R-RR_1} \sigma' \) or \( (P, \sigma) \xrightarrow{R-RR_2} (P', \sigma') \), and we assume that the execution of \( P' \) can terminate, then we have that \( (P, \sigma) \sim^{n} (P', \sigma') \).

Proof. – Base: \( (P, \sigma) \sim^{0} (P', \sigma') \) is trivial since the definition of \( \sim^{0} \).

– Inductive: We assume that

For all \( P, \sigma, P', \sigma' \), if \( P \xrightarrow{R-RR} P' \) and \( \sigma \xrightarrow{R-RR_1} \sigma' \) or \( (P, \sigma) \xrightarrow{R-RR_2} (P, \sigma') \), and the execution of \( P' \) can terminate, then \( (P, \sigma) \sim^{n} (P', \sigma') \) holds.

We need to prove that:
For all $P, \sigma, P', \sigma'$, if $P \xrightarrow{R-RR} P'$ and $\sigma \xrightarrow{R-RR} \sigma'$ or $(P, \sigma) \xrightarrow{R-RR} (P', \sigma')$, and the execution of $P'$ can terminate, then $(P, \sigma) \xrightarrow{n+1} (P', \sigma')$ holds.

The proof is shown below:

- $P \xrightarrow{R-RR} P' \land \sigma \xrightarrow{R-RR} \sigma' \forall P'', \sigma''. (P', \sigma') \rightarrow (P'', \sigma'')$, we case on the structures of $P''$ and $P'$

  - $P'' = P'$. This case means the transitions is not command to events. Then we have that by operational semantics:
    - $ba = \text{Exe} e$. In this case, we case on $e$.
      1. $e$ is a normal write event. we assume $e = \langle ts, x := k \rangle$. We can find $e_1$ such that $e_1 \approx e$ in $\sigma$. And as we did before, we can konw that $e_1$ can also be executed in $\sigma$. We assume that $\sigma \xrightarrow{\text{Exe} e_1} \sigma''$. We can easily have that $\sigma'' \xrightarrow{\text{stateRR}} \sigma''$. Then we have $\sigma'' \xrightarrow{R-RR} \sigma''$. Now we can conclude.
      2. $e$ is a normal read event. We assume $e = \langle ts, r := x \rangle$. And $e_1$ is the event such that $e_1 \approx e$ in $\sigma$. Since $\sigma \xrightarrow{e_1} \sigma'$, we can have that the value $e$ reads must be visible to $e_1$ in $\sigma$. We assume that $\sigma \xrightarrow{\text{Exe} e_1} \sigma''$. Then we can have that $\sigma'' \xrightarrow{\text{Exe} e_1} \sigma''$. Therefore we can conclude this case.
      3. $e$ is a syn write event. This case is like the normal write event.
      4. $e$ is a syn read event. This case is like the normal read event.
      5. $e$ is a unlock event. we assume $e = \langle ts, \text{unlock} \rangle$. And also we find $e_1$ such that $e_1 \approx e$ in $\sigma$. Since $\sigma \xrightarrow{e_1} \sigma'$ and we assume that $\sigma \xrightarrow{\text{Exe} e_1} \sigma''$, we have $\sigma'' \xrightarrow{\text{Exe} e_1} \sigma''$. Therefore $\sigma'' \xrightarrow{R-RR} \sigma''$. Then we can conclude this case as we did before.
    - $ba = \text{Rep} e$. This case is the same to $ba = \text{Exe} e$

  - $P'' \neq P'$, if $P = P'$, this case is trivial.
    - We assume that $P'' = P[tid.E[r_1 := x_1; r_2 := x_2]]$ and $P = P[tid.E[r_2 := x_2; r_1 := x_1]]$. for all $P'', \sigma''$, if $(P', \sigma') \rightarrow (P'', \sigma'')$, we discuss on the structure of $P''$:
      1. $P'' = P'[tid.E[r_1 := x_1; r_2 := x_2]]$ or $P'' = P'[tid.E[r_1 := x_1; r_2 := x_2]]$. This case is trivial, since we only need to let $(P, \sigma) \rightarrow (P'', \sigma'')$ and $P'' = P'[tid.E[r_2 := x_2; r_1 := x_1]]$ or $P'' = P'[tid.E[r_2 := x_2; r_1 := x_1]]$.
      2. $P'' = P'[tid.E[r_2 := x_2]]$. In this case, we need to let $(P, \sigma) \rightarrow (\text{context}[tid.E[r_2 := x_2]]; \sigma')$ and $P'' = P'[tid.E[r_2 := x_2]]$.

- $(P, \sigma) \xrightarrow{R-RR} (P', \sigma') \forall P'', \sigma''$. $(P', \sigma') \rightarrow (P'', \sigma'')$, we case on the structures of $P''$ and $P'$

  - $P'' = P'$. This case menas the transitions is not command to events. Then we have that by operational semantics:
    - $\sigma' \xrightarrow{ba} \sigma''$, then we case on $ba$. This proof of this case is the same to above.
  - $P'' \neq P'$. if $P = P'$, this case is trivial. We assume that $P'' = P[tid.E[r := x]]$ and $P = P[tid.E[r := x]]$.
    1. if $P'' = P'[tid.E[r]]$, then we let $P'' = P$ and $\sigma'' = \sigma$, and we can easily have that $P'' \xrightarrow{\text{Exe} e} P' \land \sigma'' \xrightarrow{R-RR} \sigma''$.  

38
2. $P'' = P'[\text{tid.E}[r := x]]$. We can let $P''' = P'[\text{tid.E}[]]$, then we can have

$$(P'', \sigma'') \xrightarrow{\text{R-RR}_2} (P'', \sigma'').$$

**Corollary 7.** For all $P, \sigma$ and $P'$, if $P \xrightarrow{\text{R-RR}} P', (P', \sigma) \xrightarrow{r^*} (\text{skip}, \sigma')$, then there exists $\sigma''$ such that $(P, \sigma) \xrightarrow{r^*} (\text{skip}, \sigma'')$ and $\sigma'' \xrightarrow{\text{obs}} \sigma'''$.

Using the same method, we can have that:

**Corollary 8.** For all $P, \sigma$ and $P'$, if $P \xrightarrow{\text{R-RR}} P', (P', \sigma) \xrightarrow{r^*} (\text{skip}, \sigma')$, and $\text{buff}(\sigma') = \emptyset$, then there exists $\sigma''$ such that $(P, \sigma) \xrightarrow{r^*} (\text{skip}, \sigma'')$ and $\sigma'' \xrightarrow{\text{obs}} \sigma'''$.

**Validity of I-IR** As mentioned before, irrelevant read introduction can be defined as the inverse of irrelevant read elimination (E-IR):

$$r := E;r \xrightarrow{\text{E-IR}} r := x;r := i$$

(I-IR)

We also use a table to record the time of the irrelevant read transformed into events:

$$\text{rec} := \langle \text{uid}, t_1, t_2 \rangle$$

$$\text{tab} := \text{rec} :: \text{tab}$$

For instance, if the maximum id in table is $\text{uid}$, and we transform the target program $r := [i]; r := n$ into events in time $t_1$ and $t_2$, then the record should be $(\text{uid} + 1, t_1, t_2)$

**Auxiliary Definition**

$$\text{offset}(t, \text{tab}) := \begin{cases} 
-n \exists \text{rec} \in \text{tab}. \text{rec}.t_1 \leq t < \text{rec}.t_2 \land n = \text{rec}.\text{uid} \\
\forall(t > \text{maxrec}(\text{tab}).t_1 \land \text{maxrec}(\text{tab}).\text{uid} = n) \land t < \text{minrec}(\text{tab}).t_1 \\
0 
\end{cases}$$

$$\sigma \xrightarrow{b} \sigma' \overset{\text{def}}{=} \forall e' \in \text{buff}(\sigma'). \exists \langle \text{rec} \in \sigma'.\text{tab}, e'.t = \text{rec}.t_1 \land e'.t = r \in [0..\text{loc}]_s \rangle \\
\forall(e \in \text{buff}(\sigma), e.t = e'.t \land e.ts.tid = e'.ts.tid = t \\
\land e.ts.t = e'.ts.t + \text{offset}(t, \sigma.\text{tab}))$$

$$\sigma \xrightarrow{e'} \sigma' \overset{\text{def}}{=} ((\exists \text{rec} \in \sigma'.\text{tab}, \exists e' \in \text{buff}(\sigma')). e'.t = \text{rec}.t_2 \\
\land e'.ts.tid = i \land e'.t = r' \xrightarrow{i} x \\
\land \neg \exists e'' \in \text{buff}(\sigma). e''.t = \text{rec}.t_1) \\
\Rightarrow (\forall i \neq i'. \sigma.TQ(i).r = \sigma'.TQ(i).r') \\
\land \forall r! = r'.\sigma.\text{TQ}(i).r! = \sigma'.\text{TQ}(i).r!(r)) \\
\land \forall r r')$$

$$\sigma \xrightarrow{=} \sigma' \overset{\text{def}}{=} \sigma' \land \sigma \xrightarrow{b} \sigma' \land \sigma \xrightarrow{m} \sigma' \land \sigma \xrightarrow{l} \sigma'$$
Definition 11 (The simulation relation).

\[(P, \sigma) \sim^0 (P', \sigma') \quad \overset{\text{def}}{=} (P \xrightarrow{IIR} P' \wedge \sigma \xrightarrow{IIR} \sigma') \wedge \forall \forall P'' \sigma''. \ (P', \sigma') \rightarrow (P'', \sigma'') \Rightarrow \exists P'''. \sigma'''. \ (P, \sigma) \rightarrow^* (P''', \sigma''') \wedge (P''', \sigma''') \sim^{n-1} (P'', \sigma'') \]

Lemma 6. For all \(P, \sigma, P', \sigma'\), if \(P \xrightarrow{IIR} P'\) and \(\sigma \xrightarrow{IIR} \sigma'\), and we assume that the execution of \(P'\) can terminate, then we have that \((P, \sigma) \sim (P', \sigma')\)

Proof. - Base: \((P, \sigma) \sim^0 (P', \sigma')\) is trivial since the definition of \(\sim^0\)
- Inductive: We assume that For all \(P, \sigma, P', \sigma'\), if \(P \xrightarrow{IIR} P'\) and \(\sigma \xrightarrow{IIR} \sigma'\), and the execution of \(P'\) can terminate, then \((P, \sigma) \sim^* (P', \sigma')\) holds

We need to prove that:
For all \(P, \sigma, P', \sigma'\), if \(P \xrightarrow{IIR} P'\) and \(\sigma \xrightarrow{IIR} \sigma'\), and the execution of \(P'\) can terminate, then \((P, \sigma) \sim^{n+1} (P', \sigma')\) holds

The proof is shown below:
\[\forall P''', \sigma'''. \ (P', \sigma') \rightarrow (P''', \sigma''')\], we case on the structures of \(P''\) and \(P'\)

- \(P''' = P'\). This case means the transitions is not command to events. Then we have that by operational semantics:
  \(\sigma' \xrightarrow{ba} \sigma''\), then we case on \(ba\).
  * \(ba = \text{Exe} \ \epsilon\). In this case, we case on \(\epsilon\).
    1. \(\epsilon\) is a normal write event. We assume \(\epsilon = (t, x := k)\). We can find the event \(e_1\) such that \(e_1 \approx \epsilon\) in \(\sigma\). And as we did before, we can konw that \(e_1\) can also be executed in \(\sigma\). We assume that \(\sigma \xrightarrow{\text{Exe } e_1} \sigma''\). We can easily have that \(\sigma'' \xrightarrow{\text{stateRR}''} \text{stateRR}''\). Then we have \(\sigma'' \xrightarrow{\text{stateRR}''} \text{stateRR}''\).
    2. \(\epsilon\) is a normal read event.
      (a) \(\exists \text{rec } \epsilon' \text{.tab. e.ts.t = rec.ts}. t\). This case means \(\epsilon\) is the irrevelant read, and we just let \(P'''' = P \wedge \sigma'' = \sigma\), then by definition of \(\sim\), we have that \(\sigma'''' \xrightarrow{IIR} \sigma''''\). Then we can conclude this case
      (b) \(\neg \exists \text{rec } \epsilon' \text{.tab. e.ts.t = rec.ts}. t\). We assume \(\epsilon = (t, r := x)\). And \(e_1\) is the event such that \(e_1 \approx \epsilon\) in \(\sigma\). Since \(\sigma \xrightarrow{\text{Exe } e_1} \sigma''\), we can have that the value \(r\) reads must be visible to \(e_1\) in \(\sigma\). We assume that \(\sigma \xrightarrow{\text{Exe } e_1} \sigma''\). Then we can have that \(\sigma'''' \xrightarrow{\text{stateRR}''} \sigma''''\). Therefore we can conclude this case.
  3. \(\epsilon\) is a syn write event. This case is like the normal write event.
  4. \(\epsilon\) is a syn read event. This case is like the normal read event.
  5. \(\epsilon\) is a unlock event. We assume \(\epsilon = (\text{ts, unlock})\). And we also find the event \(e_1\) such that \(e_1 \approx \epsilon\) in \(\sigma\). Since \(\sigma \xrightarrow{\text{Exe } e_1} \sigma''\) and we assume that \(\sigma \xrightarrow{\text{Exe } e_1} \sigma''\), we have \(\sigma'''' \xrightarrow{\text{Exe } e_1} \sigma''''\). Therefore we can conclude this case as we did before.
* \(ba = \text{Rep } \epsilon\). This case is the same to \(ba = \text{Exe } \epsilon\)
• $P'' \neq P'$, if $P = P'$, this case is trivial.
  * We assume that $P' = P[tid.E[r := x; r := n;]]$ and $P = P[tid.E[r := n]]$.  
  forall $P'', \sigma''$, if $(P', \sigma') \rightarrow (P'', \sigma'')$, we discuss on the structure of $P'':$
  1. $P'' = P'[tid.E[r := x; r := n;]]$ or $P'' = P[tid.E[r := x; r := n;]]$.
     This case is trivial, since we only need to let $(P, \sigma) \rightarrow (P''', \sigma''')$ and $P''' = P[tid.E[r_2 := x_2; r_1 := x_1]]$ or $P''' = P[tid.E[r_2 := x_2; r_1 := x_1]]$
     2. $P'' = P[tid.E[r]]$. In this case, we let $P''' = P' \land \sigma''' = \sigma$

Corollary 9. For all $P, \sigma$ and $P'$, if $P \xrightarrow{LR^p} P'$, $(P', \sigma) \rightarrow^* (\text{skip}, \sigma')$, and $\text{buff}(\sigma') = \emptyset$, then there exists $\sigma''$ such that $(P, \sigma) \rightarrow^* (\text{skip}, \sigma'')$ and $\sigma' \xrightarrow{\text{obs}} \sigma''$. 
\[
\begin{align*}
C = \tau; C' & \quad \tau = x := n \quad e = \langle (i, t), i \rangle \quad b' = b \cup \{ e \} \\
& \xrightarrow{\text{(ISSUE-W)}} (P[i, C], (TQ, m, b, t, L)) \xrightarrow{W} \langle P[i, C'], TQ, m, b', t+1, L \rangle \\
C = \tau; C' & \quad \tau = r := x \quad e = \langle (i, t), i \rangle \quad b' = b \cup \{ e \} \\
& \xrightarrow{\text{(ISSUE-R)}} (P[i, C], (TQ, m, b, t, L)) \xrightarrow{R} \langle P[i, C'], TQ, m, b', t+1, L \rangle \\
C = \tau; C' & \quad \tau = v := n \quad e = \langle (i, t), i \rangle \quad b' = b \cup \{ e \} \\
& \xrightarrow{\text{(ISSUE-LD)}} (P[i, C], (TQ, m, b, t, L)) \xrightarrow{ld} \langle P[i, C'], TQ, m, b', t+1, L \rangle \\
C = \tau; C' & \quad \tau = v := n \quad e = \langle (i, t), i \rangle \quad b' = b \cup \{ e \} \\
& \xrightarrow{\text{(ISSUE-ST)}} (P[i, C], (TQ, m, b, t, L)) \xrightarrow{at} \langle P[i, C'], TQ, m, b', t+1, L \rangle \\
C = \tau; C' & \quad \tau = r := v \quad e = \langle (i, t), i \rangle \quad b' = b \cup \{ e \} \\
& \xrightarrow{\text{(ISSUE-EXP)}} (P[i, C], (TQ, m, b, t, L)) \xrightarrow{\text{exp}} \langle P[i, C'], TQ, m, b', t+1, L \rangle \\
\end{align*}
\]

\[
\begin{align*}
C = \text{lock} \; i; C' & \quad i \notin \text{dom}(L) \quad L' = L[1 \sim i] \quad m' = \text{AddSyn}(m, \langle (i, t), \text{acq}, l \rangle) \\
& \xrightarrow{\text{(LK-ACQ)}} (P[i, C], (TQ, m, b, t, L)) \xrightarrow{\text{acq}} \langle P[i, C'], (TQ, m', b, t+1, L') \rangle \\
C = (\text{if} \; r \; \text{then} \; C_1 \; \text{else} \; C_2); C' & \quad C' = C_1; C' \quad \text{readyR}((i, t), r, b) \quad TQ(i).rf(r) \neq 0 \\
& \xrightarrow{\text{(IF-T)}} (P[i, C], (TQ, m, b, t, L)) \xrightarrow{\text{cmp}} \langle P[i, C'], (TQ, m, b, t+1, L) \rangle \\
C = (\text{if} \; r \; \text{then} \; C_1 \; \text{else} \; C_2); C' & \quad C' = C_2; C' \quad \text{readyR}((i, t), r, b) \quad TQ(i).rf(r) = 0 \\
& \xrightarrow{\text{(IF-F)}} (P[i, C], (TQ, m, b, t, L)) \xrightarrow{\text{cmp}} \langle P[i, C'], (TQ, m, b, t+1, L) \rangle \\
C = (\text{while} \; r \; \text{do} \; C_1); C' & \quad C' = C_1; C' \quad \text{readyR}((i, t), r, b) \quad TQ(i).rf(r) \neq 0 \\
& \xrightarrow{\text{(WHILE-T)}} (P[i, C], (TQ, m, b, t, L)) \xrightarrow{\text{cmp}} \langle P[i, C'], (TQ, m, b, t+1, L) \rangle \\
C = (\text{while} \; r \; \text{do} \; C_1); C' & \quad \text{readyR}((i, t), r, b) \quad TQ(i).rf(r) \neq 0 \\
& \xrightarrow{\text{(WHILE-F)}} (P[i, C], (TQ, m, b, t, L)) \xrightarrow{\text{cmp}} \langle P[i, C'], (TQ, m, b, t+1, L) \rangle \\
TQ(i) = (rf, rb) \quad TQ' = TQ[i \sim (rf', rb')] \\
\xrightarrow{\text{(EVT-BA)}} (P, \langle TQ, m, b, t, L \rangle) \xrightarrow{\text{replay-emp}} (P, \langle TQ', m', b', t, L' \rangle) \\
TQ(i) = (rf, rb) \quad TQ' = TQ[i \sim (rf, \emptyset)] \\
\xrightarrow{\text{(REPLAY-EMP)}} (P, \langle TQ', m, b \cup rb, t, L \rangle)
\end{align*}
\]

Fig. 11. Decorated Operational semantics: command to events
Fig. 12. Decorated Operational Semantics: Execution of events
<table>
<thead>
<tr>
<th>Transformation</th>
<th>SC</th>
<th>JMM</th>
<th>JMM-Alt</th>
<th>OHMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reordering normal memory accesses</td>
<td>×</td>
<td>×</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Redundant read after read elimination</td>
<td>✓</td>
<td>×</td>
<td>×</td>
<td>✓</td>
</tr>
<tr>
<td>Redundant read after write elimination</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Irrelevant read elimination</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Irrelevant read introduction</td>
<td>✓</td>
<td>×</td>
<td>×</td>
<td>✓</td>
</tr>
<tr>
<td>Redundant write before write elimination</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>Redundant write after read elimination</td>
<td>✓</td>
<td>×</td>
<td>×</td>
<td>✓</td>
</tr>
<tr>
<td>Roach-motel reordering</td>
<td>× (✓ for locks)</td>
<td>×</td>
<td>×</td>
<td>✓</td>
</tr>
</tbody>
</table>

**Fig. 13.** Validity of transformations

\[ (\text{SeqContext}) \quad \begin{array}{ll}
\mathit{E} & ::= [] \mid \mathit{E}; \mathit{C} \\
\mathit{C} & \xrightarrow{\mathit{tid}} \mathit{C}' \\
\mathit{tid.C} & \xrightarrow{\mathit{tid}} \mathit{tid.C}' \\
\mathit{C} & \xrightarrow{\mathit{tid}} \mathit{C}' \\
\mathit{tid.E[C]} & \xrightarrow{\mathit{tid.E[C]}} \mathit{tid.E[C]}' \\
\end{array} \]

\[ r_1 := x; r_2 := x; \xrightarrow{\mathit{E-RAR}} r_1 := x; r_2 := r_1; \]

\[ x := r_1; r_2 := x; \xrightarrow{\mathit{E-RAW}} x := r_1; r_2 := r_1; \]

\[ r := x; x := r; \xrightarrow{\mathit{E-WAR}} r := x; \]

\[ x := r_1; x := r_2; \xrightarrow{\mathit{E-WBW}} x := r_2; \]

\[ r \notin \text{UseR}(\mathit{E}) \]

\[ r := x; r := \mathit{E}; \xrightarrow{\mathit{E-IR}} r := \mathit{E}; \]

**Fig. 14.** Syntactic Elimination
\[
\begin{array}{c}
C \xrightarrow{s} C \\
\text{tid}.C \xrightarrow{s} \text{tid}.C' \\
\text{tid}.E[C] \xrightarrow{s} \text{tid}.E[C']
\end{array}
\]

\[
\begin{align*}
&\text{R-RR} \\
&\begin{array}{l}
r_1 \neq r_2 \\
r_1 := x_1; r_2 := x_2; \xrightarrow{s} r_2 := x_2; r_1 := x_1;
\end{array}
\end{align*}
\]

\[
\begin{align*}
&\text{R-WW} \\
&\begin{array}{l}
x_1 \neq x_2 \\
x_1 := r_1; x_2 := r_2; \xrightarrow{s} x_2 := r_2; x_1 := r_1;
\end{array}
\end{align*}
\]

\[
\begin{align*}
&\text{R-WR} \\
&\begin{array}{l}
x_1 \neq x_2 \\
x_1 := r_1; x_2 := r_2; \xrightarrow{s} r_2 := x_2; x_1 := r_1;
\end{array}
\end{align*}
\]

\[
\begin{align*}
&\text{R-RW} \\
&\begin{array}{l}
x_1 \neq x_2 \\
x_1 := x_1; x_2 := x_2; \xrightarrow{s} x_2 := r_2; r_1 := x_1;
\end{array}
\end{align*}
\]

\[
\begin{align*}
&\text{RoachMotel-L} \\
&\begin{array}{l}
\iota; \text{lock} l; \xrightarrow{s} \text{lock} l; \iota;
\end{array}
\end{align*}
\]

\[
\begin{align*}
&\text{RoachMotel-U} \\
&\begin{array}{l}
\text{unlock} l; \iota; \xrightarrow{s} \iota; \text{unlock} l;
\end{array}
\end{align*}
\]

Fig. 15. Syntactic Reordering