REVIEW ARTICLE

Formal Verification of Concurrent Programs with Read-Write Locks

Ming Fu, Yu Zhang, Yong Li

School of Computer Science & Technology University of Science & Technology of China, Hefei, 230027, China Suzhou Institute for Advanced Study University of Science & Technology of China, SuZhou, 215123, China

© Higher Education Press and Springer-Verlag 2008

Abstract Read-write locking is an important mechanism to improve concurrent granularity, but it is difficult to reason about the safety of concurrent programs with read-write locks. Concurrent Separation Logic(CSL) provides a simple but powerful technique for locally reasoning about concurrent programs with mutual exclusive locks. Unfortunately, CSL cannot be directly applied to reason about concurrent programs with read-write locks due to the different concurrent control mechanisms.

This paper focuses on extending CSL and present a proof-carrying code(PCC) system for reasoning about concurrent programs with read-write locks. We extend the heap model with a writing permission set, denoted as logical heap, then define "strong separation" and "weak separation" over logical heap. Following CSL's local-reasoning idea, we develop a novel program logic to enforces weak separations of heap between different threads and support verification of concurrent programs with read-write locks.

Keywords verification, concurrent separation logic, mutual exclusive locks, read-write locks

1 Introduction

Read-write locking is an important mechanism to improve concurrent granularity. It is widely employed in realistic applications. Ensuring the safety of concurrent programs with read-write locks is an essential but challenging task.

A mutual exclusion lock (also called a mutex) is used to enforce that only one thread can access a certain set of shared heap locations at a given time. Lock has two operations: **lock** and **unlock**. The lock operation de-

Received month dd.yyyy; accepted month dd.yyyy

notes the beginning of a critical section while the unlock operation denotes the ending. The most basic lock can only be locked one time by a given thread (non-reentrant) and can be implemented with a boolean and an atomic test-set operation. O'Hearn [1] proposed concurrent separation logic(CSL) to reason about concurrent programs with mutual exclusion locks. CSL is a logic based on the notion that separate parts of a program depending on separated heap can be dealt with independently. Proofs in CSL consider the heap of each thread separately and adjust the ownership of heap protected by mutual exclusion lock among threads. The use of the separating conjunction * in pre- and post- conditions allows assertion to specify heap of program state and transfer of ownership of shared heap between threads. However, CSL supports only strong separation which exclusively partitions the shared heap among threads and does not provide a mechanism of sharing read-only ownership of shared heap among several threads. So it is not sufficient for verification of concurrent programs with read-write locks.

A read-write lock functions differently from a mutual exclusive lock: it either allows multiple threads to access the shared heap in a read-only way, or it allows one, and only one, thread to have full access (both read and write) to the shared heap. It is fundamentally different from the normal mutex (since it allows multiple threads to obtain a read lock). By using this kind of threads the program can be faster by increasing the concurrent granularity. In this paper, we attempt to extend CSL to develop a framework for the verification of concurrent programs with read-write locks. In our extension of CSL, we apply both thread modular reasoning and heap modular reasoning to read-write locks. According to the semantics of the read-write locks, the separation of share heap becomes more complicate in concurrent programs with read-write locks. Therefore we introduce access permission into the heap model, and then define "strong sepa-

E-mail: yuzhang@ustc.edu.cn

ration" and "weak separation" under the modified heap model. The strong separation exclusively partitions heap among threads, while the weak separation allow heap partitions with overlaps, but all the overlaps only have read permissions. We add an additional weak separating conjunction operator \circledast to allow for weak separation in our extension of CSL. We also study the relationship between the two kinds of separation, and conclude that strong separation in CSL is not always applicable for all cases.

Our study is based on an assembly language with RISC-style instructions and built-in rlock/unrlock/wlock/unwlock primitives. Instead of using the high-level parallel language proposed by Hoare [2], we use the assembly language because it has cleaner semantics, which makes our formulation much simpler. For instance, we do not use variables, instead we only use register files and heap. Therefore we can have a quick formulation in Coq [3] without worrying about variable renaming issues. Also we do not have to formalize the complicated syntactic constraints enforced in CSL over shared variables. Another important reason is that our work at low level can be easily applied to generate proof-carrying code [4]. The extension of CSL method studied in this paper is adapted to the low-level language. The relationship between the low-level extension over CSL and the original logic by O'Hearn [1] is discussed in section 6.

Our paper makes the following contributions:

- 1. We model an abstract machine with read-write lock primitives supported at assembly-level. We also give the operational semantics for the synchronized primitives which is much more complex than the mutualexclusion lock primitives.
- 2. We extend CSL to certify concurrent programs based on the abstract machine. Our extension of CSL is significant since it is a novel program logic that can successfully support modular verification of concurrent programs synchronized with read-write locks.
- 3. We implement our framework using Coq proof assistant, and prove examples under the framework. The result shows that our extension of CSL can be easily applied for verification of concurrent programs synchronized with read-write locks.

The rest of this paper is organized as follows: In section 2, we briefly introduce CSL and informally explain our ownership transfer technique for reasoning about read-write locks. In section 3, we describe the abstract machine we model and the program logic based on extension of CSL we use to reason. Section 4 presents examples that are written and proved under our framework. We discuss the implementation in Section 5. Finally we discuss the related work and conclude.

2 Preliminaries

Before giving the formal description of our framework for verifying concurrent programs with read-write locks, we first explain the the limitation of the original CSL in verifying critical sections with read-write locks, then informally describe our ownership transfer technique for reasoning about programs with read-write locks.

2.1 Concurrent Separation Logic(CSL)

In this subsection, we give a brief description of CSL and demonstrate the necessity of extending CSL to support local reasoning about concurrent programs with readwrite locks. CSL is an extension of *separation logic* [5] for reasoning about shared heap race-free concurrent programs. Separation logic is a programming logic which is tailored to reason about heap-manipulating programs. A simplified syntax for separation logic is shown in Fig. 1.

$$\begin{array}{rrr} P,Q & ::= & \mathbf{l} \mapsto v \mid \mathsf{emp} \mid P \ast Q \mid P \land Q \mid P \lor Q \\ & \mid \exists \ x. \ Q \mid \forall \ x. \ P \end{array}$$



Here we briefly demonstrate the logical semantics for each construct in the syntax. Both P and Q are interpreted as heap predicates. $1 \mapsto v$ holds if the heap consists entirely of the binding of location 1 to value v. emp holds only on the empty heap. P * Q holds if the heap can be split into two disjoint parts such that Pholds on one and Q on the other. $P \wedge Q$ holds if both P and Q hold on the entire heap. $P \vee Q$ holds if either P or Q holds on the heap. $\exists x. Q$ holds if there exists an x that Qx holds on the heap. $\forall x. P$ holds on a heap that satisfies Px for all x.

CSL introduces the concurrency rule based on separation logic for reasoning about concurrent programs. The concurrency rule given below

$$\frac{\{P_1\}C_1\{Q_1\} \quad \{P_2\}C_2\{Q_2\}}{\{P_1*P_2\}C_1\|C_2\{Q_1*Q_2\}}$$

describes how concurrent threads with disjoint heap resources can be treated separately. As a concurrent program executes, heap resources must remain separated but the separation need not be fixed : the ownership can be transferred among threads through exclusive locking operations.

However, the separating and local reasoning mechanism for mutual exclusive locks is not suitable for readwrite locks, since concurrent programs synchronized with read-write locks allow heaps to be safely shared among concurrent threads provided they all promise only to read, never to write. From the concurrency rule in original CSL we know that the separating conjunction "*" in separation logic does not allow the different concurrent threads to see the same heap and read from the same locations of it simultaneously, so "*" is too strong to enable the read sharing.

In order to allow several threads read from the same heap locations simultaneously, we introduce a weaker separating conjunction " \circledast " which is defined over an extended logical heap and allows read sharing. The corresponding concurrency rule may be written as follow:

$$\frac{\{P_1\}C_1\{Q_1\} \quad \{P_2\}C_2\{Q_2\}}{\{P_1 \circledast P_2\}C_1 \| C_2\{Q_1 \circledast Q_2\}}$$

In the above rule, our proposed separating conjunction " \circledast " allows the heap specified by P_1 and P_2 respectively to contain the same sub heap with read-only permission, so threads C_1 and C_2 can read the locations of the sub heap concurrently.

2.2 Ownership Transfer for Read-Write Locks

In Fig. 2, we describe the partition of the whole heap and use it to demonstrate the ownership transfer of acquiring and releasing read-write locks. The whole heap space is partitioned into several thread-private heaps and the shared heap. The shared heap is partitioned and each part is protected by a read-write lock. For each part of the partition, an invariant is assigned to specify its well-formedness.



Fig. 2 Partition of Heap

In Fig 3, we give the ownership transfer of acquiring write lock, which is the same with that in the original CSL. ie, the ownership transfer must ensure the shared heap be acquired exclusively. The heap \mathbb{H}_k enclosed in a dashed box is the private heap of a thread. When the lock l_i is acquired in write mode, the thread takes advantage of mutual exclusion provided by acquiring write lock l_i and treats the lock-protected heap $\mathbb{LH}(l_i)$ as private. Before releasing the lock l_i , it must ensure that the part of heap $\mathbb{LH}(l_i)$ is well-formed with regard to the corresponding invariant.



Fig. 3 Ownership Transfer for Acquiring and Releasing Write Lock

However, the ownership transfer for acquiring and releasing read locks is different. In Fig 4, when the lock l_i is acquired in read-only mode, the thread copies the part of shared heap $\mathbb{LH}(l_i)$ with read-only permission (The heap with a shadow box represents that the heap is read-only) and added it into the thread's private part. Before releasing the lock l_i , because the part of heap $\mathbb{LH}(l_i)$ has never been written, it is well-formed with regard to the corresponding invariant and can be removed from thread's private part.



Fig. 4 Ownership Transfer for Acquiring and Releasing Read Lock

Since the original heap model cannot directly support shared heap copying with read-only permission, it is necessary to extend the heap with permission. We defines the logical heap, which contains writing permission sets in addition to the normal heaps. The heap locations without writing permissions are read-only. Acquiring a write lock gets the write permission of the heap protected by the lock, while acquiring a read lock gets read-only permission of the heap. The formal description of ownership transfer under acquiring read-write lock is in the $, \mathbf{r}_t$

PogramState)	\mathbb{P}	::=	$(\mathbb{H}, [\mathbb{T}_1, \dots, \mathbb{T}_n], \mathbb{L})$
(Thread)	$\mathbb{T}_{\texttt{t}}$::=	$(\mathbb{C},\mathbb{R},\mathbb{I},\mathtt{t})$
(CodeHeap)	\mathbb{C}	\in	Labels ightarrow InstrSeq
(Heap)	\mathbb{H}	\in	$Labels \rightharpoonup Word$
(RegFile)	\mathbb{R}	\in	$Register \rightarrow Word$
(LockMap)	\mathbb{L}	\in	$Locks \rightarrow WBit \times RBit$
(WBit)	u	:=	$\varepsilon {\tt t}$
(RBit)	\mathbb{Q}	:=	$\{t\}^*$
(Register)	r	::=	$r_0 \mid \ldots \mid r_{31}$
(Labels)	\mathtt{f}, \mathtt{l}	::=	i (nat nums)
(Locks)	l	::=	i (nat nums)
(ThrdID)	t	::=	$1 \mid \ldots \mid n$
(Word)	W	::=	i (nat nums)
(InstrSeq)	\mathbb{I}	::=	j f $ $ jr r $_{s} \iota;\mathbb{I}$
(Instr)	ι	::=	add $\mathbf{r}_d, \mathbf{r}_s, \mathbf{r}_t \mid addi \mathbf{r}_d, \mathbf{r}_s, i$
			st $\mathbf{r}_t, i(\mathbf{r}_s) \mid Id \ \mathbf{r}_t, i(\mathbf{r}_s)$
			wlock $l \mid rlock \ l \mid sub \ \mathtt{r}_d, \mathtt{r}_s$
			unrlock $l \mid$ unwlock l

Fig. 5 The Abstract Machine

next section.

3 The Framework

In this section, we present our abstract machine model and its operational semantics. Then a program logic extended CSL with access permission is presented for the verification of assembly concurrent programs synchronized with read-write locks, its structure is similar to other CAP [6] systems.

3.3 The Abstract Machine

Fig. 5 defines the abstract machine and the syntax of an assembly language. We extend CAP by adding several built-in instructions for read-write locks. A program state \mathbb{P} on the abstract machine consists of a shared heap \mathbb{H} , a lock mapping \mathbb{L} and *n* threads $[\mathbb{T}_1, \ldots, \mathbb{T}_n]$.

The global shared heap \mathbb{H} is modeled as a finite partial mapping from heap locations 1 (natural numbers) to word values (natural numbers). The locking map \mathbb{L} is a finite mapping from read-write locks to its corresponding pair (\mathbf{u}, \mathbb{Q}) . We implement a read-write lock with a pair (\mathbf{u}, \mathbb{Q}) , where the integer \mathbf{u} identifies the thread holding the lock in write mode(or ε if no such thread exists) and the integer set \mathbb{Q} contains identifiers of all threads holding the lock in read mode. The default value of the pair is (ε, \emptyset) .

The abstract machine has a fixed number of threads.

Each thread \mathbb{T}_t contains its own code heap \mathbb{C} , register file \mathbb{R} , instruction sequence \mathbb{I} currently being executed, and its thread id t. Here we allow each thread to have its own register file, which is consistent with most implementation of thread libraries where the register file is saved in the execution context when a thread is preempted. The register file \mathbb{R} is represented as a total function from registers to words. The code heap \mathbb{C} maps code labels to instruction sequences, which is a list of assembly instructions ending with a jump instruction. The set of instructions we present here are the commonly used subsets in RISC machines with additional wlock/unwlock/rlock/unrlock primitives for synchronization.

The step function (\mapsto) of program state \mathbb{P} is defined in Fig. 6. We use the auxiliary relation $(\mathbb{H}, \mathbb{T}, \mathbb{L}) \rightsquigarrow$ $(\mathbb{H}', \mathbb{T}', \mathbb{L}')$ to define the effects of the execution of the thread \mathbb{T} . Here we follow the preemptive thread model where execution of threads can be preempted at any program point, but execution of individual instructions is atomic. The operational semantics for most instructions are quite straightforward. Note that the execution of instruction for acquiring locks. A thread attempts to acquire lock l in write mode by executing wlock l instruction, there must be no other threads holding l in read or write mode, and the corresponding value of lock l is (ε, \emptyset) . The result state of this operation is to replace u with the thread identifier which owns the lock. Similarly, acquiring the lock in read mode using the rlock l instruction must make sure no other threads hold l in write mode, and the result state of the operation is to put the thread identifier into the set \mathbb{Q} . In this model, we do not support re-entrant locks. If the lock l has been held in read mode or write mode, execution of the "wlock l" or "rlock l" instruction will be blocked even if the lock is held by the current thread. The release operations are straightforward. All of these locking operation should respect the invariant: $\forall l.\mathbb{L}(l) = (\mathfrak{u}, \mathbb{Q}) \land (\mathfrak{u} = \varepsilon \lor \mathbb{Q} = \emptyset).$ The function Next_{ι} defines the effects of the sequential instruction ι over heap and register files.

3.4 Extension of CSL

In this subsection, we introduce an extension of CSL that supports two different kinds of separations in the logical heap model. In order to specify access permission for each heap location, we associate heap block with a writing permission set and modify both the syntax and logical semantics of separation logic based on the logical heap model. With the help of extended logical heap model, we can describe heap with read-only or read-write permission transferred between different threads.

	$(\mathbb{H}, (\mathbb{C}, \mathbb{R}, \mathbb{I}, k), \mathbb{L}) \rightsquigarrow (\mathbb{H}', \mathbb{T}',$	$\mathbb{L}')$
if $\mathbb{I} =$	then $(\mathbb{H}', \mathbb{T}')$	$(\mathcal{L}') =$
jf	$(\mathbb{H}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L})$	where $\mathbb{I}' = \mathbb{C}(\mathtt{f})$
jr r $_s$	$(\mathbb{H}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L})$	where $\mathbb{I}' = \mathbb{C}(\mathbb{R}(\mathtt{r}_s))$
wlock $l;\mathbb{I}'$	$(\mathbb{H}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L}\{l \rightsquigarrow (k, \emptyset)\})$ $(\mathbb{H}, (\mathbb{C}, \mathbb{R}, \mathbb{I}, k), \mathbb{L})$	if $\mathbb{L}(l) = (\varepsilon, \emptyset)$ otherwise
unwlock $l; \mathbb{I}'$	$(\mathbb{H}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L}\{l \leadsto (\varepsilon, \emptyset)\})$	if $\mathbb{L}(l) = (k, \emptyset)$
rlock $l; \mathbb{I}'$	$ \begin{array}{l} (\mathbb{H}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L}\{l \leadsto (\varepsilon, \mathbb{Q} \cup \{k\})\}) \\ (\mathbb{H}, (\mathbb{C}, \mathbb{R}, \mathbb{I}, k), \mathbb{L}) \end{array} $	if $\mathbb{L}(l) = (\varepsilon, \mathbb{Q}) \land k \notin \mathbb{Q}$ otherwise
unrlock $l; \mathbb{I}'$	$(\mathbb{H}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L}\{l \leadsto (\varepsilon, \mathbb{Q} \setminus \{k\})\})$	if $\mathbb{L}(l) = (\varepsilon, \mathbb{Q}) \land k \in \mathbb{Q}$
$\iota;\mathbb{I}'$ for other ι	$(\mathbb{H}', (\mathbb{C}, \mathbb{R}', \mathbb{I}', k), \mathbb{L})$	where $(\mathbb{H}', \mathbb{R}') = Next_{\iota} \ (\mathbb{H}, \mathbb{R})$

$(\mathbb{H}, [\mathbb{T}_1, \ldots,$	$\mathbb{T}_n],\mathbb{L})\longmapsto$	$(\mathbb{H}', [\mathbb{T}_1, \ldots$	$\cdot, \mathbb{T}_{k-1}, \mathbb{T}_{k-1}$	$_{k}^{\prime},\mathbb{T}_{k+1},\ldots$	$,\mathbb{T}_{n}],\mathbb{L}^{\prime})$
	if $(\mathbb{H}, \mathbb{T}_k, \mathbb{L})$	$(\mathbb{H}',\mathbb{T}'_k)$	(\mathbb{L}') for a	any k ;	

where

and

if $\iota =$	then $Next_{\iota}(\mathbb{H},\mathbb{R}) =$	
add r_d, r_s, r_t	$(\mathbb{H}, \mathbb{R}\{\mathbf{r}_d \rightsquigarrow \mathbb{R}(\mathbf{r}_s) + \mathbb{R}(\mathbf{r}_t)\})$	
addi r_d, r_s, i	$(\mathbb{H}, \mathbb{R}\{\mathbf{r}_d \! \rightsquigarrow \! \mathbb{R}(\mathbf{r}_s) \! + \! i\})$	
$Id\; \mathtt{r}_t, i(\mathtt{r}_s)$	$(\mathbb{H}, \mathbb{R}\{\mathbf{r}_t \! \rightsquigarrow \! \mathbb{H}(\mathbb{R}(\mathbf{r}_s) \! + \! i)\})$	when $\mathbb{R}(\mathbf{r}_s) + i \in dom(\mathbb{H})$
$sub \; \mathtt{r}_d, \mathtt{r}_s, \mathtt{r}_t$	$(\mathbb{H}, \mathbb{R}\{\mathbf{r}_d \! ightarrow \! \mathbb{R}(\mathbf{r}_s) \! - \! \mathbb{R}(\mathbf{r}_t)\})$	
st $\mathtt{r}_t, i(\mathtt{r}_s)$	$(\mathbb{H}\{\mathbb{R}(\mathbf{r}_s) + i \rightsquigarrow \mathbb{R}(\mathbf{r}_t)\}, \mathbb{R})$	when $\mathbb{R}(\mathbf{r}_s) + i \in dom(\mathbb{H})$

Fig. 6 Operational Semantics of the Machine

3.4.1 Logical Heap Model

The logical heap model \mathbb{M} extends the heap structure with a special writing permission set which is used to denote the access permission for each heap location. According to the logical heap model we formalize extended thread state and extended program state below:

The logical heap model \mathbb{M} contains the data heap block \mathbb{H} and the corresponding writing permission set \mathbb{D} which is always a subset of the domain of \mathbb{H} , denoted as dom(\mathbb{H}). The writing permission set \mathbb{D} is used to represent the access permission of each heap location. A heap location in writing permission set \mathbb{D} can be read and written. A heap location in dom(\mathbb{H}) but not in \mathbb{D} is read-only. Instead of using real heap structure, we use logical heap model to formalize the extended thread state \mathbb{X} which contains the local information of the thread, including the private logical heap \mathbb{M} owned by the thread, the thread's register file, identifier and the lock set. The extended program state \mathbb{W} use logical heap \mathbb{M} to trace the access permission of each heap location.

3.4.2 Strong Separation VS. Weak Separation

. .

By using the logical heap model, we can describe two different partitions on shared heap. One is similar with the partition in standard separation logic, which strictly partitions shared heap into disjoint part, and we denote it as *strong separation*. The other partitions shared heap in a relaxed way allowing overlap among different threads with read-only permission, we denote this as *weak separation*. The formal definitions are displayed below:

$$\begin{split} \mathbb{M}_{1} \perp \mathbb{M}_{2} \stackrel{\text{def}}{=} \mathsf{dom}(\mathbb{M}_{1}.\mathbb{H}_{1}) \cap \mathsf{dom}(\mathbb{M}_{2}.\mathbb{H}_{2}) = \emptyset \\ \mathbb{M}_{1} \perp \mathbb{M}_{2} \stackrel{\text{def}}{=} (\forall \mathbf{l}.\mathbf{l} \in \mathsf{dom}(\mathbb{M}_{1}.\mathbb{H}_{1}) \cap \mathsf{dom}(\mathbb{M}_{2}.\mathbb{H}_{2}) \rightarrow \\ & \mathbb{M}_{1}.\mathbb{H}_{1}(\mathbf{l}) = \mathbb{M}_{2}.\mathbb{H}_{2}(\mathbf{l}) \wedge \mathbf{l} \notin \mathbb{M}_{1}.\mathbb{D}_{1} \cup \mathbb{M}_{2}.\mathbb{D}_{2}) \\ & \wedge (\mathbb{M}_{1}.\mathbb{D}_{1} \cap \mathbb{M}_{2}.\mathbb{D}_{2} = \emptyset) \\ \mathbb{M}_{1} \oplus \mathbb{M}_{2} \stackrel{\text{def}}{=} \begin{cases} (\mathbb{M}_{1}.\mathbb{H}_{1} \cup \mathbb{M}_{2}.\mathbb{H}_{2}, \mathbb{M}_{1}.\mathbb{D}_{1} \cup \mathbb{M}_{2}.\mathbb{D}_{2}) \\ & \text{if } \mathbb{M}_{1} \perp \mathbb{M}_{2} \\ & \text{undefined} & \text{otherwise} \\ \\ \mathbb{M}_{1} \oplus \mathbb{M}_{2} \stackrel{\text{def}}{=} \begin{cases} (\mathbb{M}_{1}.\mathbb{H}_{1} \cup \mathbb{M}_{2}.\mathbb{H}_{2}, \mathbb{M}_{1}.\mathbb{D}_{1} \cup \mathbb{M}_{2}.\mathbb{D}_{2}) \\ & \text{if } \mathbb{M}_{1} \perp \mathbb{M}_{2} \\ & \text{undefined} & \text{otherwise} \\ \end{cases} \end{split}$$

We use $\mathbb{M}_1 \perp \mathbb{M}_2$ to represent a strong separation relation between \mathbb{M}_1 and \mathbb{M}_2 , which means there does not exist a heap location which is both in the domain of $\mathbb{M}_1.\mathbb{H}_1$ and in the domain of $\mathbb{M}_2.\mathbb{H}_2$. $\mathbb{M}_1 \preceq \mathbb{M}_2$ denotes a weak separation relation between \mathbb{M}_1 and \mathbb{M}_2 , it allows the two heap blocks $\mathbb{M}_1.\mathbb{H}_1$ and $\mathbb{M}_2.\mathbb{H}_2$ contain the same heap locations neither in $\mathbb{M}_1.\mathbb{D}_1$ nor in $\mathbb{M}_2.\mathbb{D}_2$. $\mathbb{M}_1 \uplus \mathbb{M}_2$ and $\mathbb{M}_1 \oplus \mathbb{M}_2$ respectively define heap merge operations under strong separation and weak separation. According to the definition of the logical heap model, weak separation ensures the overlapping heap locations never to be written. The following lemmas present the relationship between strong separation and weak separation.

Lemma 3.1 (Strong Separation Weakening)

If $\mathbb{M}_1 = (\mathbb{H}_1, \mathbb{D}_1), \mathbb{D}_1 \subseteq \mathsf{dom}(\mathbb{H}_1), \mathbb{M}_2 = (\mathbb{H}_2, \mathbb{D}_2),$ $\mathbb{D}_2 \subseteq \mathsf{dom}(\mathbb{H}_2), and \mathbb{M}_1 \perp \mathbb{M}_2, then \mathbb{M}_1 \preceq \mathbb{M}_2.$

Proof. According to the definition of strong separation, we can conclude $\mathsf{dom}(\mathbb{H}_1) \cap \mathsf{dom}(\mathbb{H}_2) = \emptyset$ from $\mathbb{M}_1 \perp \mathbb{M}_2$. We prove the lemma by destructing the definition of weak separation and giving the proof of the following two proposition:

- (∀1.1 ∈ dom(H₁) ∩ dom(H₂) → H₁(1) = H₂(1) ∧ 1 ∉ D₁ ∪ D₂), because there exist not any heap location in the empty set, so the premise is false and we can prove this proposition trivially by inversion the false premise.
- (D₁ ∩ D₂ = Ø), we can easily prove this by applying the conditions D₁ ⊆ dom(H₁) , D₂ ⊆ dom(H₂) and dom(H₁) ∩ dom(H₂) = Ø.

Lemma 3.2 (Weak Separation Strengthening) If $\mathbb{M}_1 = (\mathbb{H}_1, \mathbb{D}_1), \mathbb{D}_1 = \mathsf{dom}(\mathbb{H}_1), \mathbb{M}_2 = (\mathbb{H}_2, \mathbb{D}_2), \mathbb{D}_2 \subseteq \mathsf{dom}(\mathbb{H}_2), and \mathbb{M}_1 \leq \mathbb{M}_2, then \mathbb{M}_1 \perp \mathbb{M}_2.$

Proof. We prove this lemma by considering the two following different cases :

- if dom(𝔄₁) ∩ dom(𝔄₂) = ∅, then according to the definition of strong separation, we can conclude 𝔄₁ ⊥ 𝔄₂.
- if $\operatorname{dom}(\mathbb{H}_1) \cap \operatorname{dom}(\mathbb{H}_2) \neq \emptyset$, then there exists a heap location $\mathbf{l} \in \operatorname{dom}(\mathbb{H}_1) \cap \operatorname{dom}(\mathbb{H}_2)$. By applying $(\forall \mathbf{l}.\mathbf{l} \in \operatorname{dom}(\mathbb{H}_1) \cap \operatorname{dom}(\mathbb{H}_2) \to \mathbb{H}_1(\mathbf{l}) = \mathbb{H}_2(\mathbf{l}) \wedge \mathbf{l} \notin \mathbb{D}_1 \cup \mathbb{D}_2)$ inferred from the definition of $\mathbb{M}_1 \vee \mathbb{M}_2$, we obtain $\mathbf{l} \notin \mathbb{D}_1 \cup \mathbb{D}_2$, we can replace \mathbb{D}_1 with $\operatorname{dom}(\mathbb{H}_1)$ because of $\mathbb{D}_1 = \operatorname{dom}(\mathbb{H}_1)$, then $\mathbf{l} \notin \operatorname{dom}(\mathbb{H}_1)$ which is contradict with the existing premise $\mathbf{l} \in \operatorname{dom}(\mathbb{H}_1) \cap \operatorname{dom}(\mathbb{H}_2)$. Since this case will never happen.

3.4.3 Operational Semantics with Logical Heap

We give the concurrent operational semantics based on the logical heap model and extended state in Fig. 7. The simulation between the logical operational semantics for program executions with the logical heap and the real machine semantics shown in Fig. 6 is obvious and we do not show it in the paper.

In the operational semantics with the logical heap, we use a merged logical heap to depict the state transition. The transfer of the ownership described in section 2 is not expressed in the logical operational semantics, and the logical partition over the merged logical heap will be enforced by the top rule of the program logic. The function $\stackrel{lg}{\longmapsto}$ is defined for stepping over extended program state, and we use the auxiliary relation $(\mathbb{M}, \mathbb{T}, \mathbb{L}) \xrightarrow{lg} (\mathbb{M}', \mathbb{T}', \mathbb{L}')$ to define the effects of the execution of the thread \mathbb{T} over the logical heap. The state transitions over the logical heap for most of the instructions can be easily obtained from the operation semantics shown in Fig. 6. The function Next'_{ι} is used to describe the effects made by some local actions over logical heap and register files. The safe execution of instruction st $\mathbf{r}_t, i(\mathbf{r}_s)$ requires that the written heap location should be contained in the writing permission set of the current logical heap.

3.4.4 Assertion Language

Fig. 8 shows the syntax of assertion language for reasoning about concurrent programs with read-write locks under our proposed framework. We treat m as a predicate over real heap, and v is predicate over logical heap. **a** is a predicate over extended thread state to ensure the safe execution of the instruction sequence. In addition to the usual formulate of predicate calculus, we introduce five new forms of predicates that describe the heap with access permission. Since the abstract machine is built with both locking primitives and register at low level, we define some predicates to specify locking map and register files.

We give the definitions of logical semantics for each assertion construct based on the abstract machine model in Fig. 8. The semantics for the predicates m over real heap is similar to the semantics of separation logic, we have given the formal explanation for them in subsection 2.2. $|\mathbf{m}|_r$ and $|\mathbf{m}|_w$ are predicates over logical heap, the former asserts read-only heap block satisfying m, the latter asserts read-write heap block satisfying m. $v_1 * v_2$ is a predicate over logical heap that can be split into two parts with strong separation relation, the first satisfying v_1 and the second v_2 . A new separating conjunction " \circledast " is introduced to specify the weak separation relationship between logical heaps. $v_1 \circledast v_2$ is interpreted as a predicate over logical heap which can be split into two parts with weak separation relation, the first satisfying v_1 and the second v_2 . [v] is a predicate over extended thread state that contains logical heap satisfying v. r = v is a predicate specifying the register files status in the extended thread state. $\operatorname{own}_r(l, t)$ and $\operatorname{own}_w(l, t)$ are predicates over extended thread state holding the

	$\prod (101, 1k, 1a) \sim (101, 1k, 1a) \text{ for any } k,$				
			where		
			$(\mathbb{M}, (\mathbb{C}, \mathbb{R}, \mathbb{I}, k), \mathbb{L}) \stackrel{lg}{\rightsquigarrow} (\mathbb{M}', \mathbb{T}')$	$,\mathbb{L}^{\prime})$	
$ \text{if } \mathbb{I}$	=		then $(\mathbb{M}', \mathbb{T})$	$\mathbf{L}', \mathbf{L}') =$	
j f		(1	$\mathbb{M}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L})$	where $\mathbb{I}' = \mathbb{C}(f)$	
jr r	5	(1	$\mathbb{M}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L})$	where $\mathbb{I}' = \mathbb{C}(\mathbb{R}(\mathtt{r}_s))$	
wlor	$\sim k l \cdot T'$	(1	$\mathbb{M}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L}\{l \leadsto (k, \emptyset)\})$	if $\mathbb{L}(l) = (\varepsilon, \emptyset)$	
00100	-κ ι, ±	(1	$\mathbb{M}, (\mathbb{C}, \mathbb{R}, \mathbb{I}, k), \mathbb{L})$	otherwise	
unw	lock $l; \mathbb{I}'$	(1	$\mathbb{M}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L}\{l \! \rightsquigarrow \! (\varepsilon, \emptyset)\})$	if $\mathbb{L}(l) = (k, \emptyset)$	
rloc	k 1. ∏′	1)	$\mathbb{M}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L}\{l \leadsto (\varepsilon, \mathbb{Q} \cup \{k\})\})$	if $\mathbb{L}(l) = (\varepsilon, \mathbb{Q}) \land k \notin \mathbb{Q}$	
noc	κι, μ	(1	$\mathbb{M}, (\mathbb{C}, \mathbb{R}, \mathbb{I}, k), \mathbb{L})$	otherwise	
unrl	ock $l; \mathbb{I}'$	(1	$\mathbb{M}, (\mathbb{C}, \mathbb{R}, \mathbb{I}', k), \mathbb{L}\{l \leadsto (\varepsilon, \mathbb{Q} \setminus \{k\})\})$	if $\mathbb{L}(l) = (\varepsilon, \mathbb{Q}) \land k \in \mathbb{Q}$	
$\iota; \mathbb{I}'$	for other ι	(1	$\mathbb{M}', (\mathbb{C}, \mathbb{R}', \mathbb{I}', k), \mathbb{L})$	where $(\mathbb{M}', \mathbb{R}') = Next'_{\iota} (\mathbb{M}, \mathbb{R})$	
			and		
	if $\iota =$		then Next' _{ι} ((\mathbb{H}, \mathbb{D}), \mathbb{R}) =		
	add r_d, r_s, r_s	\mathbf{r}_t	$((\mathbb{H},\mathbb{D}),\mathbb{R}\{\mathbf{r}_d\!\sim\!$		
	addi $r_d, r_s,$	i	$((\mathbb{H}, \mathbb{D}), \mathbb{R}\{\mathbf{r}_d \rightsquigarrow \mathbb{R}(\mathbf{r}_s) + i\})$		
	$Id \; \mathbf{r}_t, i(\mathbf{r}_s)$		$((\mathbb{H}, \mathbb{D}), \mathbb{R}\{\mathbf{r}_t \rightsquigarrow \mathbb{H}(\mathbb{R}(\mathbf{r}_s) + i)\})$	when $\mathbb{R}(\mathbf{r}_s) + i \in dom(\mathbb{H})$	

$(\mathbb{M}, [\mathbb{T}_1, \dots, \mathbb{T}_n], \mathbb{L}) \xrightarrow{lg} \mathbb{M}', [\mathbb{T}_1, \dots, \mathbb{T}_{k-1}, \mathbb{T}'_k, \mathbb{T}_{k+1}, \dots, \mathbb{T}_n], \mathbb{L}$	
if $(\mathbb{M}, \mathbb{T}_k, \mathbb{L}) \stackrel{lg}{\rightsquigarrow} (\mathbb{M}', \mathbb{T}'_k, \mathbb{L}')$ for any k ;	

Fig. 7 Operational Semantics of the Machine with Logical Heap

 $((\mathbb{H}, \mathbb{D}), \mathbb{R}\{\mathbf{r}_d \rightsquigarrow \mathbb{R}(\overline{\mathbf{r}_s) - \mathbb{R}(\mathbf{r}_t)}\}$

 $((\mathbb{H}\{\mathbb{R}(\mathbf{r}_s)+i \rightsquigarrow \mathbb{R}(\mathbf{r}_t)\}, \mathbb{D}), \mathbb{R})$

lock l in read mode and write mode respectively. Here, we omit explanation for some straightforward assertion constructs, such as $m_1 \wedge m_2$, *etc.* Some straightforward axioms for weak separation conjunction are shown in Fig. 9. Weak separation conjunction \circledast has some same properties as strong separation conjunction * in original separation logic. Most of them are easy to be proven through the semantics of the assertion language. We omit the proof of them here due to the space limitation.

sub $\mathbf{r}_d, \mathbf{r}_s, \mathbf{r}_t$

st $\mathbf{r}_t, i(\mathbf{r}_s)$

3.5 Program Specification

We use the mechanized meta-logic implemented in the Coq proof assistant [3] as our specification language. The logic corresponds to a higher-order predicate logic with inductive definitions.

Fig. 10 shows the specification constructs for our calculus. The program specification ϕ consists of a collection of code heap specifications for each thread and a specification Γ for lock-protected heap. Code heap specification ψ maps a code label to an predicate **a** over extended thread state X as the precondition of corresponding instruction sequence. The specification Γ of lock-protected heap maps a lock to invariant **m** specifying shared heap. We also give five different judgements to represent well-formed program, well-formed thread, wellformed code heap, well-formed instruction sequences and well-formed instructions respectively, which are used to construct the inference rules. The semantics for each proposition will be explained in subsection 3.6.

when $\mathbb{R}(\mathbf{r}_s) + i \in \mathbb{D}$

3.6 Inference Rules

The inference rules for a program and instructions are presented in Fig. 13. The prog rule requires that there be a partition of the global logical heap into n + 1 parts satisfying weak separation. The data heap of shared logical heap \mathbb{M}_s must satisfy the invariants specified in Γ .

We give the definition of predicate \mathbf{a}_{Γ} below, which is the separating conjunction of invariants assigned to the locks which are read-free (locks held in read mode by some threads) or write-free (locks not held in any mode by any threads). It ensures that shared heap are well-formed outside critical regions or inside read-only critical regions which start with rlock instruction and end with unrlock instruction. Here \forall_* is an indexed, finitely iterated separating conjunction, which is formalized in Fig. 11.

$$\mathbf{a}_{\Gamma} \stackrel{\text{def}}{=} \lambda(\mathbb{M}, (\mathbb{R}, k), \mathbb{L}). \exists \mathbb{M}_{1}, \mathbb{M}_{2}.\mathbb{M}_{1} \uplus \mathbb{M}_{2} = \mathbb{M} \land \\ [\forall_{*}l \in \{l \mid \mathbb{L}(l) = (\varepsilon, \mathbb{Q}) \land \mathbb{Q} \neq \emptyset\}. \Gamma(l)]_{r} \mathbb{M}_{1} \land \\ [\forall_{*}l \in \{l \mid \mathbb{L}(l) = (\varepsilon, \emptyset)\}. \Gamma(l)]_{w} \mathbb{M}_{2}$$

As in O'Hearn's original work on CSL [7], we also re-

(HeapPred)		$\texttt{m} \in \textit{Heap} \rightarrow \textit{Prop}$
(LogicalHea	pPre	$ed) \forall \in Logical Heap \to Prop$
(StPred)		$\texttt{a} \in XState \rightarrow Prop$
	1	
$m := 1 \mapsto m_1$	$\rightarrow v \mid$	$\begin{array}{c} \operatorname{emp} \mid \mathbf{m}_1 \ast \mathbf{m}_2 \\ \mid \mathbf{m}_1 \lor \mathbf{m}_2 \mid \exists \ r \ \mathbf{m} \mid \forall \ r \ \mathbf{m} \end{array}$
v ::= m	, <u>m</u> _	$ \mathbf{m}_1 \vee \mathbf{m}_2 \supseteq \omega \cdot \mathbf{m} \vee \omega \cdot \mathbf{m}$ $ \mathbf{m}_2 \vee 1 * \mathbf{v}_2 \mathbf{v}_1 \circledast \mathbf{v}_2$
v [m]	$\wedge v_2$	$ \mathbf{v}_1 \vee \mathbf{v}_2 \mathbf{v}_1 \odot \mathbf{v}_2 $
a ::= [v]	r =	$v \mid own_r(l, \mathtt{t}) \mid own_w(l, \mathtt{t})$
a ₁ /	$\land a_2$	$ \mathbf{a}_1 \lor \mathbf{a}_2 \exists x. \mathbf{a} \forall x. \mathbf{a}$
Amp	$\underline{\mathrm{def}}$	M = 0
	def	
$\bot \mapsto v$	= def	$\text{All.dom}(\text{III}) = \{1\} \land \text{III}(1) = v$
$\mathtt{m}_1 \ast \mathtt{m}_2$	=	$\lambda \mathbb{H}. \exists \mathbb{H}_1, \mathbb{H}_2. \mathbb{H}_1 \uplus \mathbb{H}_2 = \mathbb{H}$
A	def	
$\mathbb{m}_1 / \mathbb{m}_2$	= def	
$m_1 \vee m_2$	 def	
⊐ <i>x</i> . ш ∀ ∞	 def	
∨ <i>x</i> . m	= def	
	= def	$\operatorname{AWI.WI} = (\operatorname{H}, \operatorname{D}) \land \operatorname{H} \operatorname{H} \land \operatorname{D} = \operatorname{dem}(\operatorname{H})$
	= def	$\operatorname{AVII.IVI} = (\operatorname{II}, \operatorname{IV}) \land \operatorname{III} \operatorname{III} \land \operatorname{IV} = \operatorname{dom}(\operatorname{III})$
$v_1 * v_2$	_	$= \mathbb{M} \wedge \mathbb{v}_1 (\mathbb{H}_1, \mathbb{D}_1) \wedge \mathbb{v}_2 (\mathbb{H}_2, \mathbb{D}_2)$
V1 🛞 V2	$\stackrel{\mathrm{def}}{=}$	$\lambda \mathbb{M}$. $\exists \mathbb{H}_1$, \mathbb{H}_2 , \mathbb{D}_1 , \mathbb{D}_2 , $(\mathbb{H}_1, \mathbb{D}_1) \oplus (\mathbb{H}_2, \mathbb{D}_2)$
102		$= \mathbb{M} \wedge \mathbb{v}_1 \ (\mathbb{H}_1, \mathbb{D}_1) \wedge \mathbb{v}_2 \ (\mathbb{H}_2, \mathbb{D}_2)$
$\mathtt{v}_1\wedge \mathtt{v}_2$	$\stackrel{\rm def}{=}$	$\lambda \mathbb{M}. \mathtt{v}_1 \mathbb{M} \wedge \mathtt{v}_2 \mathbb{M}$
$\mathtt{v}_1 \lor \mathtt{v}_2$	$\stackrel{\mathrm{def}}{=}$	$\lambda \mathbb{M}. \mathbb{v}_1 \mathbb{M} \vee \mathbb{v}_2 \mathbb{M}$
$\exists x. v$	$\stackrel{\mathrm{def}}{=}$	$\lambda \mathbb{M}. \exists x. \mathbf{v} \mathbb{M}$
$\forall \; x. \; \mathtt{v}$	$\stackrel{\mathrm{def}}{=}$	$\lambda \mathbb{M}. \forall x. \mathbf{v} \mathbb{M}$
[v]	$\stackrel{\mathrm{def}}{=}$	λ X. v X.M
r = v	$\stackrel{\rm def}{=}$	$\lambda X. X. \mathbb{R}(r) = v$
$own_r(l, \mathtt{t})$	$\stackrel{\mathrm{def}}{=}$	$\lambda \mathbb{X}. \ \mathbb{X}.\mathbb{L}(l) = (\varepsilon, \mathbb{Q}) \wedge \mathtt{t} \in \mathbb{Q}$
$own_w(l, \mathtt{t})$	$\stackrel{\mathrm{def}}{=}$	$\lambda \mathbb{X}. \ \mathbb{X}.\mathbb{L}(l) = (\mathtt{t}, \emptyset)$
$\mathtt{a}_1 \wedge \mathtt{a}_2$	$\stackrel{\mathrm{def}}{=}$	$\lambda \mathbb{X}. \mathtt{a}_1 \ \mathbb{X} \wedge \mathtt{a}_2 \ \mathbb{X}$
$\mathtt{a}_1 \lor \mathtt{a}_2$	$\stackrel{\mathrm{def}}{=}$	$\lambda \mathbb{X}. \mathbf{a}_1 \ \mathbb{X} \lor \mathbf{a}_2 \ \mathbb{X}$
$\exists x. a$	$\stackrel{\mathrm{def}}{=}$	$\lambda \mathbb{X}. \exists x. a \ \mathbb{X}$
$\forall x. a$	$\stackrel{\rm def}{=}$	$\lambda \mathbb{X}. \forall x. a \ \mathbb{X}$

Fig. 8 The Assertion Language

quire invariants specified in Γ to be precise, denoted as $\mathsf{Precise}(\Gamma)$. Each \mathbb{M}_k is privately owned by thread \mathbb{T}_k with access permission and every thread of the program is well-formed. Thus the verification of a multi-threaded program can be decompose into the verification of its component threads accessing only private heap. The rea-

 $\begin{array}{l} \left\lfloor \mathbf{m}_{1} \ast \mathbf{m}_{2} \right\rfloor_{r} \Leftrightarrow \left\lfloor \mathbf{m}_{1} \right\rfloor_{r} \ast \left\lfloor \mathbf{m}_{2} \right\rfloor_{r} \\ \left\lfloor \mathbf{m}_{1} \ast \mathbf{m}_{2} \right\rfloor_{w} \Leftrightarrow \left\lfloor \mathbf{m}_{1} \right\rfloor_{w} \ast \left\lfloor \mathbf{m}_{2} \right\rfloor_{w} \\ \left\lfloor \mathbf{emp} \right\rfloor_{r} \Leftrightarrow \left\lfloor \mathbf{emp} \right\rfloor_{w} \\ \left\lfloor \mathbf{emp} \right\rfloor_{-} \circledast \mathbf{v} \Leftrightarrow \mathbf{v} \\ \mathbf{v}_{1} \circledast \mathbf{v}_{2} \Leftrightarrow \mathbf{v}_{2} \circledast \mathbf{v}_{1} \\ \left(\mathbf{v}_{1} \circledast \mathbf{v}_{2}\right) \circledast \mathbf{v}_{3} \Leftrightarrow \mathbf{v}_{1} \circledast \left(\mathbf{v}_{2} \circledast \mathbf{v}_{3}\right) \\ \left(\mathbf{v}_{1} \circledast \mathbf{v}_{2}\right) \ast \mathbf{v}_{3} \Leftrightarrow \mathbf{v}_{1} \circledast \left(\mathbf{v}_{2} \ast \mathbf{v}_{3}\right) \\ \left(\mathbf{v}_{1} \lor \mathbf{v}_{2}\right) \circledast \mathbf{v}_{3} \Leftrightarrow \left(\mathbf{v}_{1} \circledast \mathbf{v}_{3}\right) \lor \left(\mathbf{v}_{2} \circledast \mathbf{v}_{3}\right) \\ \left(\mathbf{v}_{1} \land \mathbf{v}_{2}\right) \circledast \mathbf{v}_{3} \Leftrightarrow \left(\mathbf{v}_{1} \circledast \mathbf{v}_{3}\right) \land \left(\mathbf{v}_{2} \circledast \mathbf{v}_{3}\right) \\ \left(\mathbf{v}_{1} \land \mathbf{v}_{2}\right) \circledast \mathbf{v}_{3} \Leftrightarrow \left(\mathbf{v}_{1} \circledast \mathbf{v}_{3}\right) \land \left(\mathbf{v}_{2} \circledast \mathbf{v}_{3}\right) \\ \end{array}$

Fig. 9 Axioms for Weak Separation Conjunction

 $\begin{array}{rcl} (ProgSpec) & \phi & ::= & ([\psi_1, \dots, \psi_n], \Gamma) \\ (CdHpSpec) & \psi & ::= & \{\mathbf{f} \rightsquigarrow \mathbf{a}\}^* \\ (ResourceINV) & \Gamma & \in & Locks \rightarrow HeapPred \end{array}$

$\phi, [\mathtt{a}_1, \ldots, \mathtt{a}_n] \vdash \mathbb{W}$	(Well-formed program)
$\psi,\Gamma \vdash \{\mathtt{a}\}(\mathbb{M},\mathbb{T},\mathbb{L})$	(Well-formed thread)
$\psi,\Gamma\vdash\mathbb{C}{:}\psi'$	(Well-formed code heap)
$\psi,\Gamma \vdash \{\mathtt{a}\}\mathbb{I}$	(Well-formed instruction sequences)
$\psi, \Gamma \vdash \{\mathtt{a}\} \iota \{\mathtt{a'}\}$	(Well-formed instructions)

Fig. 10 Specification Constructs

$$\begin{split} \forall_* x \in S. \ P(x) &\stackrel{\text{def}}{=} \begin{cases} \mathsf{emp} & \text{if } S = \emptyset \\ P(x_i) * \forall_* x \in S'. \ P(x) & \text{if } S = S' \uplus \{x_i\} \end{cases} \\ \mathsf{Precise}(\mathsf{m}) &\stackrel{\text{def}}{=} \forall \mathbb{H}_1, \mathbb{H}_2, \mathbb{H}.\mathbb{H}_1 \subseteq \mathbb{H} \to \mathbb{H}_2 \subseteq \mathbb{H} \to \\ & \mathsf{m} \ \mathbb{H}_1 \land \mathsf{m} \ \mathbb{H}_2 \to \mathbb{H}_1 = \mathbb{H}_2 \end{split} \\ \mathsf{Precise}(\Gamma) &\stackrel{\text{def}}{=} \forall l \in \mathsf{dom}(\Gamma). \ \mathsf{Precise}(\Gamma(l)) \\ \mathsf{a} \Rightarrow \mathsf{a}' &\stackrel{\text{def}}{=} \forall \mathbb{X}. \ \mathsf{a} \ \mathbb{X} \to \mathsf{a}' \ \mathbb{X} \\ \mathsf{a} \triangleright \mathsf{Next}'_{\iota} & \stackrel{\text{def}}{=} \forall (\mathbb{M}, (\mathbb{R}, k), \mathbb{L}). \ \exists \ \mathbb{M}', \mathbb{R}'.(\mathbb{M}', \mathbb{R}') = \\ & \mathsf{Next}'_{\iota} \ (\mathbb{M}, \mathbb{R}) \land \mathsf{a} \ (\mathbb{M}', (\mathbb{R}', k), \mathbb{L}) \end{split}$$



soning is both thread-modular and data-modular in our framework.

The well-formedness of \mathbb{T}_k is checked by applying the THRD rule. A thread is well-formed when the code heap is required to be well-formed and the precondition for the thread is satisfied. Since the precondition **a** only specifies the private resource, we use "filter" operator " \mathbb{U}_k " to prevent **a** from having access to the ownership information of locks not owned by the current thread:

$$(\mathbb{L}_k)(l) \stackrel{\text{def}}{=} \begin{cases} (k, \emptyset) & \text{if } \mathbb{L}(l) = (k, \emptyset) \\ (\varepsilon, \{k\}) & \text{if } \mathbb{L}(l) = (\varepsilon, \mathbb{Q}) \land k \in \mathbb{Q} \\ (\varepsilon, \emptyset) & \text{otherwise} \end{cases}$$

100

$$\begin{split} \mathbf{a} * \mathbf{v} & \stackrel{\text{def}}{=} \lambda(\mathbb{M}, (\mathbb{R}, \mathbf{t}), \mathbb{L}). \exists \mathbb{M}_1, \mathbb{M}_2.\mathbb{M}_1 \uplus \mathbb{M}_2 = \mathbb{M} \land \\ & \mathbf{a} \ (\mathbb{M}_1, (\mathbb{R}, \mathbf{t}), \mathbb{L}) \land \mathbf{v} \ \mathbb{M}_2 \\ \\ \text{rlk} \ l \ \mathbf{a} \ \stackrel{\text{def}}{=} \lambda(\mathbb{M}, (\mathbb{R}, k), \mathbb{L}). \ \exists \mathbb{Q}.\mathbb{L}(l) = (\varepsilon, \mathbb{Q}) \land \\ & \mathbf{a} \ (\mathbb{M}, (\mathbb{R}, k), \mathbb{L}\{l \rightsquigarrow (\varepsilon, \mathbb{Q} \cup \{k\})\}) \\ \\ \text{unrlk} \ l \ \mathbf{a} \ \stackrel{\text{def}}{=} \lambda(\mathbb{M}, (\mathbb{R}, k), \mathbb{L}). \ \exists \mathbb{Q}.\mathbb{L}(l) = (\varepsilon, \mathbb{Q}) \land k \in \mathbb{Q} \land \\ & \mathbf{a} \ (\mathbb{M}, (\mathbb{R}, k), \mathbb{L}\{l \rightsquigarrow (\varepsilon, \mathbb{Q} \setminus \{k\})\}) \\ \\ \text{wlk} \ l \ \mathbf{a} \ \stackrel{\text{def}}{=} \lambda(\mathbb{M}, (\mathbb{R}, k), \mathbb{L}). \ \mathbf{a} \ (\mathbb{M}, (\mathbb{R}, k), \mathbb{L}\{l \rightsquigarrow (\varepsilon, \emptyset)\}) \\ \\ \text{unwlk} \ l \ \mathbf{a} \ \stackrel{\text{def}}{=} \lambda(\mathbb{M}, (\mathbb{R}, k), \mathbb{L}). \ \mathbb{L}(l) = (k, \emptyset) \land \\ & \mathbf{a} \ (\mathbb{M}, (\mathbb{R}, k), \mathbb{L}\{l \rightsquigarrow (\varepsilon, \emptyset)\}) \end{split}$$



And a code heap is well-formed only if each instruction sequence specified in ψ' is well-formed with respect to the imported interfaces specified with ψ and the lock specification Γ .

The sEq, J and JR rules ensure that it is safe to execute the instruction sequence if the precondition is satisfied. If the instruction sequence starts with a normal sequential instruction ι , we need to come up with an assertion \mathbf{a}' which serves both as the post-condition of ι and as the precondition of the remaining instruction sequence. If reaching the last jump instruction of the instruction sequence, both the J and JR rules require that the assertion assigned to the target address in ψ be satisfied after the jump.

Most inference rules for instructions are similar and grouped in the OTHER rule. It requires that the precondition **a** ensures the safe execution of the instruction; and the resulting state satisfies the post-condition **a'**. We use " $\mathbf{a} \Rightarrow \mathbf{a'}$ " for logical implication lifted for state predicates and " $\mathbf{a'} \triangleright \mathsf{Next}_{\iota}$ " to represent the weakest precondition of **a'**. They are formalized in Fig 11.

In the WLOCK rule, we use "wlk l a'" which is formalized in Fig. 12 to represent the weakest precondition of a'. If the execution of wlock l instruction successfully acquired the lock l in write mode, through our global invariant we know that the part of heap protected by lsatisfies the invariant $\lfloor \Gamma(l) \rfloor_w$ allowing the write permission to be transferred. Therefore, we can carry both the knowledge $\Gamma(l)$ and the read-write access permission in the post-condition a'. Also carrying $\lfloor \Gamma(l) \rfloor_w$ in a' allows subsequent instructions to read or write the part of heap.

In the UNWLOCK rule, The weakest precondition of \mathbf{a}' is "unwlk $l \, \mathbf{a}'$ " (see Fig. 12). When the lock l is released by executing unwlock l, the heap protected by l must be well formed with respect to the invariant " $[\Gamma(l)]_w$ ". The strong separating conjunction "*" ensures that \mathbf{a}' does not specify this part of heap. Therefore the subsequent instructions cannot access the part of heap unless the lock is acquired again. It is still correct to replace the strong separating conjunction "*" with the weak sepa-

$$\begin{array}{l} (\psi_{1} [1, \ldots, a_{n}] \vdash \psi) \quad (well-formed \ program) \\ \phi = ([\psi_{1}, \ldots, \psi_{n}], \Gamma) \\ \mathbb{M}_{s} \oplus \mathbb{M}_{1} \oplus \cdots \oplus \mathbb{M}_{n} = \mathbb{M} \\ a_{\Gamma} (\mathbb{M}_{s}, _, \mathbb{L}) \quad \operatorname{Precise}(\Gamma) \\ \frac{\psi_{k}, \Gamma \vdash \{a_{k}\}(\mathbb{M}_{k}, \mathbb{T}_{k}, \mathbb{L}) \quad \text{for all } k}{\phi, [a_{1}, \ldots, a_{n}] \vdash (\mathbb{M}, [\mathbb{T}_{1}, \ldots, \mathbb{T}_{n}], \mathbb{L})} \quad (\operatorname{PROG}) \\ \hline (\psi, \Gamma \vdash \{a\} (\mathbb{M}, \mathbb{T}, \mathbb{L})) \quad (Well-formed \ thread) \\ a (\mathbb{M}, (\mathbb{R}, k), \mathbb{L}_{k}) \\ \frac{\psi, \Gamma \vdash \mathbb{C}: \psi \quad \psi, \Gamma \vdash \{a\} \mathbb{I}}{\psi, \Gamma \vdash \mathbb{C}: \psi} \quad (Well-formed \ code \ heap) \\ \hline (\Psi, \Gamma \vdash \mathbb{C}: \psi') \quad (Well-formed \ instr. \ sequences) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I}) \quad (Well-formed \ instr. \ sequences) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I}) \quad (Well-formed \ instr. \ sequences) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I}) \quad (Well-formed \ instr. \ sequences) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I}) \quad (Well-formed \ instr. \ sequences) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I}) \quad (Well-formed \ instr. \ sequences) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I}) \quad (Well-formed \ instr. \ sequences) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash \{a\} \mathbb{I} \{a'\}) \quad (Well-formed \ instructions) \\ \hline (\psi, \Gamma \vdash$$

Fig. 13 Inference Rules

rating conjunction " \circledast " in the wlock and unwlock rule, because we can infer the strong separation from the weak separation according to lemma 3.2.

The RLOCK rule is similar to the WLOCK rule, we can

just carry the knowledge $\Gamma(l)$ with read-only access permission in the post-condition a' which allows the subsequent instructions only to read the part of heap.

Similarly, the UNRLOCK rule also ensures the lockprotected heap must be well formed when the lock is released via unrlock l instruction.

3.7Soundness

The soundness of these inference rules with respect to the operational semantics of the abstract machine is proved following the syntactic approach [8]. From the "progress" and "preservation" lemmas, we can guarantee that given a well-formed program under compatible preconditions, the current instruction sequence will be able to execute without getting "stuck". The soundness of our framework is formally stated as Theorem 3.5.

Lemma 3.3 (Progress) $\phi = ([\psi_1, \ldots, \psi_n], \Gamma)$. If there exist $\mathbf{a}_1, \ldots, \mathbf{a}_n$, such that $\phi, [\mathbf{a}_1, \ldots, \mathbf{a}_n] \vdash \mathbb{W}$, then there exists an extended program state \mathbb{W}' such that $\mathbb{W} \xrightarrow{lg} \mathbb{W}'$.

Lemma 3.4 (Preservation) $\phi = ([\psi_1, \dots, \psi_n], \Gamma)$. If $\phi, [a_1, \ldots, a_n] \vdash \mathbb{W} \text{ and } \mathbb{W} \stackrel{lg}{\mapsto} \mathbb{W}', \text{ then there exist}$ $a'_1, \ldots, a'_n \text{ such that } \phi, [a'_1, \ldots, a'_n] \vdash \mathbb{W}'.$

Theorem 3.5 (Soundness) $\phi = ([\psi_1, \dots, \psi_n], \Gamma)$. If there exist a_1, \ldots, a_n , such that $\phi, [a_1, \ldots, a_n] \vdash \mathbb{W}$, then for any $n \geq 0$, there exist an extended program state \mathbb{W}' and $\mathbf{a}'_1, \ldots, \mathbf{a}'_n$ such that $\mathbb{W} \stackrel{lg}{\longmapsto} \mathbb{W}'$ and $\phi, [\mathbf{a}'_1, \ldots, \mathbf{a}'_n] \vdash$ \mathbb{W}' .

Proof. By induction over n. The base case is trivial. In the inductive case, if n = k + 1, from the induction hypothesis we can know that there exist an intermediate extended program state \mathbb{W}'' and $\mathbf{a}''_1 \dots \mathbf{a}''_n$, such that $\mathbb{W} \xrightarrow{lg}{k} \mathbb{W}''$ and $\phi, [\mathbf{a}''_1, \dots, \mathbf{a}''_n] \vdash \mathbb{W}''$. Using lemma 3.3 and 3.4 and the induction hypothesis we can conclude the proof.

Qed.

4 An Example

In this section, we use an simple example to demonstrate the effectiveness of our reasoning system, and illustrate an example in high-level program and their assembly counterpart. Fig. 14 shows a simple program, in which the shared heap location m and n are protected by the read-write lock l_1 and the location x is protected by the read-write lock l_2 . The values stored in the location m and n are initialized with value 0. Thread₁ tries to acquire l_1 for reading and writing shared heap location m and n and acquires l_2 for only reading the shared

Initially : [m] =	[n] = 0;
Thread_1:	Thread_2:
wlock l_1;	wlock 1_2;
rlock 1_2;	[x] := [x] - 1;
[m] := [m] + [x];	unwlock 1_2;
[n] := [n] + [x];	
unrlock l_2;	
unwlock l_1;	



heap location x. At the time successfully acquiring the locks, l_1 and l_2 are respectively held in write and read mode. After the execution of $Thread_1$, both heap locations m and n are added with the same value stored in x. Thread₂ is trivial, l_2 is acquired for both reading and writing the shared heap location x. The corresponding assembly code is given in Fig. 15.

We verify the code under our framework. Following the MIPS convention, we assume the register \mathbf{r}_0 always contains 0. Assertions are shown as annotations enclosed in "-{}", the shared heap protected by l_1 and l_2 are specified by the invariants inv_1 and inv_2 respectively. We explain how to verify Thread₁ with the inference rules in our program logic as follows:

- At the initial program point of Thread₁, the thread does not own any resource and precondition is $[|emp|_*]$. If the first wlock l_1 instruction acquired the read-write lock l_1 successfully, the shared heap block protected by lock l_1 is transferred from shared heap to the thread's private part with the lifted invariant $|inv_1|_w$ which allows the following code to read and write the heap specified by inv_1 and the lock l_1 is held by Thread₁ with the unique identifier 1 in write mode. The post-condition $[|inv_1|_w] \wedge \mathsf{own}_w(l_1, 1)$ is implied by the above requirements, so the first instruction is a well-formed instruction by applying the rule wLOCK.
- The reasoning of the second instruction $\operatorname{rlock} l_2$ is • similar to the first instruction, it applies the rule RLOCK to prove the well-form instruction $rlock l_2$. The shared heap specified by inv_2 is lifted with readonly permission and added a copy of that into the thread's private part. The top rule tell us that the private heaps owned by each thread satisfy weak separation, and the heap copy does not prevent other threads to acquire the shared heap specified by inv_2 with read-only permission.
- From the third instruction to the ninth instruction, they only make effects on the private heap or register files. It is easy to reason about these instructions by applying the inference rule OTHERS, and the domain of the private heap is unchanged during the execution of this subsequence.
- We can infer that the current state satisfies the in-

variant inv_2 from the pre-condition of instruction unrlock l_2 , this means that the invariants inv_2 is reestablished. Hence we can apply the rule UNR-LOCK to reason about this instruction. The thread removes the private heap satisfying inv_2 from its private domain.

• The reasoning of the last instruction is similar to that of the instruction unrlock l_2 , we can apply the rule UNWLOCK to reason about it, it is obvious that the precondition implies the invariant inv_1 , so we can safely remove the heap specified by inv_1 from thread's private domain and return it to shared part.

After reasoning about the code sequence with the specification annotations, we can conclude that the above assembly code satisfies the given specification, and the code fragment is well-formed under our framework. Our reasoning supports modularity, because we never need to consider the behavior of Thread₂ while reasoning about Thread₁. Thread₂ is simpler than Thread₁, we can use the same method to reason about it, and the detail is omitted here. It is also sound to replace the "*" with " \circledast " in the pre- and post- conditions in this example, and we can use lemma 3.2 to ensure the soundness of the conversion.

5 Implementation

We have mechanized our verification in the Coq proof assistant [9], an interactive theorem prover which uses CiC as basic logic. Using Coq we can construct the specification and proofs as types and terms in CiC respectively. Proof checking in Coq functions as type checking of terms in CiC, which is easier to implement and more trustworthy. We build the abstract machine model and sound program logic using this tool.

In Fig. 16 we give a breakdown of the size of our proofs for our framework. For each component we give the number of non-empty lines of Coq proof scripts. It took us several man-months (by programmer who are familiar with the Coq system) to complete. Interested readers can obtain the Coq implementation from [10].

6 Related Work

Owicki & Gries [11] introduced the concept of noninterference between the proofs of concurrent threads. The method is not compositional. To address this problem, C. Jones [12] introduced the compositional relyguarantee method [6,13,14] to describe the state changes performanced by the environment and by the program respectively. The rely-guarantee method supports thread modular verification in the sense that each thread is verified with regard to its own specification. It is general

```
inv_1 \stackrel{\text{def}}{=} \exists v.\mathtt{m} \mapsto v * \mathtt{n} \mapsto v
inv_2 \stackrel{\text{def}}{=} \exists v.\mathbf{x} \mapsto v
\Gamma \stackrel{\text{def}}{=} \{l_1 \rightsquigarrow inv_1, l_2 \rightsquigarrow inv_2\}
    Thread_1: -\{||emp|_*|\}
                                   wlock
                                                   1_1
     (1)
     -\{[|inv_1|_w] \land \mathsf{own}_w(l_1,1)\}
     (2)
                                   rlock
                                                   1_2
     -\{[|inv_1|_w * |inv_2|_r] \land \mathsf{own}_w(l_1, 1) \land \mathsf{own}_r(l_2, 1)\}
     (3)
                                   ld
                                                  r1, x(r0)
     -\{\exists v 1. [|inv_1|_w * |\mathbf{x} \mapsto v 1|_r] \land r 1 = v 1 \land \mathsf{own}_w(l_1, 1) \land
    own_r(l_2, 1)
     (4)
                                   ld
                                                  r2, m(r0)
     -\{\exists v, v1.(r2 = v \land [|\mathbf{m} \mapsto v|_w * |\mathbf{n} \mapsto v|_w * |\mathbf{x} \mapsto v1|_r] \land r1 =
    v1) \wedge \mathsf{own}_w(l_1, 1) \wedge \mathsf{own}_r(l_2, 1)
                                                  r2, r2, r1
     (5)
                                   add
     -\{\exists v, v 1. (r2 = v + v1 \land r1 = v1 \land [|\mathbf{m} \mapsto v]_w * [\mathbf{n} \mapsto v]_w *
     |\mathbf{x} \mapsto v1|_r] \land \mathsf{own}_w(l_1, 1) \land \mathsf{own}_r(l_2, 1) 
     (6)
                                   st
                                                  r2, m(r0)
     -\{\exists v, v1.(r2 = v + v1 \land r1 = v1 \land [\lfloor \mathtt{m} \mapsto v + v1 \rfloor_w *
     [\mathbf{n} \mapsto v]_w * [\mathbf{x} \mapsto v1]_r] \land \mathsf{own}_w(l_1, 1) \land \mathsf{own}_r(l_2, 1) \}
                                                  r2, n(r0)
     (7)
                                   ld
     -\{\exists v, v1. (r2 = v \land r1 = v1 \land [|\mathbf{m} \mapsto v + v1|_w * |\mathbf{n} \mapsto v|_w *
     |\mathbf{x} \mapsto v1|_r] \land \mathsf{own}_w(l_1, 1) \land \mathsf{own}_r(l_2, 1) 
     (8)
                                   add
                                                  r2, r2, r1
     -\{\exists v, v1.(r2 = v + v1 \land r1 = v1 \land [\lfloor \mathbf{m} \mapsto v + v1 \rfloor_w *
     |\mathbf{n} \mapsto v|_w * |\mathbf{x} \mapsto v1|_r \rangle \wedge \mathsf{own}_w(l_1, 1) \wedge \mathsf{own}_r(l_2, 1)
     (9)
                                   st
                                                  r2, n(r0)
     -\{\exists v, v1.(r2 = v + v1 \land r1 = v1 \land [|\mathbf{m} \mapsto v + v1|]_{w} *
    [\mathbf{n} \mapsto v + v\mathbf{1}]_w \quad * \quad [\mathbf{x} \mapsto v\mathbf{1}]_r]) \quad \wedge \quad \mathsf{own}_w(l_1, \mathbf{1}) \quad \wedge
    \operatorname{own}_{r}(l_{2},1) -{[|inv_{1}|_{w} * |inv_{2}|_{r}] \land \operatorname{own}_{w}(l_{1},1) \land
    own_r(l_2, 1)}
     (10)
                                   unrlock 1_2
     -\{[|inv_1|_w] \land \mathsf{own}_w(l_1,1)\}
     (11)
                                   unwlock l_1
    -{[[emp]<sub>*</sub>]}
    Thread_2: -\{|emp|_*\}
     (1)
                                   wlock 1_2
     -\{|inv_2|_w \wedge \mathsf{own}_w(l_2,2)\}
                                   ld r1, x(r0)
     (2)
     -\{\exists v.r1 = v \land [\lfloor x \mapsto v \rfloor_w] \land \mathsf{own}_w(l_2, 2)\}
                                   subi r1, r1, 1
     (3)
     -\{\exists v.r1 = v \land [|\mathbf{x} \mapsto v|_w] \land \mathsf{own}_w(l_2, 2)\}
                                   st r1, x(r0)
     (4)
     -\{\exists v.r1 = v \land [|\mathbf{x} \mapsto v|_w] \land \mathsf{own}_w(l_2, 2)\} - \{|inv_2|_w \land
    own_w(l_2, 2)
                                   unwlock 1_2
     (5)
     -\{[|emp|_{*}]\}
```

Fig. 15 Read-Write Lock in Our Framework

and does not require language constructs for synchronizations. However, each individual step of the verification, we need to prove that state transition satisfies the guarantee, it makes proofs more complicated with rely-

Lines	Component
897	Basic properties and tactics for Map
248	Abstract machine encoding and lemmas
127	Inference rules encoding and lemmas
46	Assertions construct definitions
913	Soundness proof for the framework
1458	Auxiliary definitions and lemmas

Fig. 16 Proof Script Size

guarantee method than our proposed method based on CSL. Also, the relies and guarantees are usually complicated and hard to define, because memory modularity is not supported in rely-guarantee method. Our extension of CSL for verifying the properties of the concurrent programs with read-write locks supports not only thread modularity but also memory modularity.

Peter O'Hearn [1,7] proposed CSL for a high level parallel language. The language construct for synchronization in this high level language is in the form of "with r when b do c", which is used to mark the conditional critical region. The semantics of the conditional critical region is that only if the resource r has not been acquired by others and the boolean expression b is true then the statement c can be executed; otherwise the thread will get blocked. The similar high level language constructs can be designed for read-only/readwrite critical region, which can be implemented using our rlock/unrlock/wlock/unwlock primitives. Each lock in our language corresponds to a resource name at the high level. Atomic instructions in our assembly language are very similar to actions in Brookes Semantics [15]. where semantic functions are defined for statements and expressions. These semantic functions can be viewed as a translation from the high-level language to a low-level language similar to ours. Thus the method and formulation proposed in this paper can be applied on high level parallel languages with refined synchronization construct for read-only and read-write critical regions. CSL applies the local-reasoning idea from separation logic [5, 16] to verify shared-state concurrent programs with memory pointers. Separation logic assertions are used to capture ownerships of resources. Separating conjunction enforces the partition of resources. Verification of sequential threads in CSL is no different from verification of sequential programs. Memory modularity is supported by using separating conjunction and frame rules. However, following Owicki and Gries [11], CSL works only for well-synchronized programs with mutual exclusive locks in the sense that transfer of resource ownerships including total access permissions can only occur at entry and exit points of critical regions. Our work goes further, we extend CSL for well-synchronized programs with readwrite locks which is widely applied in fine-grained concurrent programs. We believe that our extension of CSL is fit for verifying some other fine-grained concurrent programs, such as concurrent programs using transactional memory *etc*, this will leave for our future work.

Feng et.al [14] proposed a combination of relyguarantee and CSL, SAGL. which improves the modularity of rely-guarantee reasoning method and make the definition of relies and guarantees easier. Vafeiadis [17] also proposed another approach to combining rely/guarantee and CSL, which we refer to here as RGSep. Both RGSep and SAGL partition memory into shared and private parts. Our work only consider private memory with access permissions which are acquired via the read-write lock primitives, since our program logic is simpler than SAGL and RGSep.

Our work is similar with Bornat *et al.* [18]'s work which proposed a refinement of CSL with fine-grained resource accounting. Our work is another novel and lightweight logical approach to extend CSL for verifying concurrent programs with read-write locks, the essential difference between [18] and our paper are: we focus on verifying concurrent assembly code with read-write locks and develop an extension to PCC framework; instead of using hand-writing proof, we provide machine-checkable proof for our framework.

7 Conclusion

In this paper we have presented a framework for verifying concurrent programs synchronized with read-write locks. We modeled an assembly-level machine with built-in read-write lock primitives. We extended concurrent separation logic and applied it to our framework. We also used an example to demonstrate the effectiveness of our extended CSL.

Acknowledgements We thank Prof. Zhong Shao (Yale University) and anonymous referees for their suggestions and comments on an earlier version of this paper. This research was supported in part by the National Natural Science Foundation of China under Grant No. 60673126 and gifts from Intel Corporation. Any opinions, findings, and conclusions contained in this document are those of the authors and do not reflect the views of these agencies.

References

- Peter W. O'Hearn. Resources, concurrency, and local reasoning. *Theoretical Computer Science*, 375(1-3):271– 307, 2007.
- C. A. R. Hoare. Towards a theory of parallel programming. In C. A. R. Hoare and R. H. Perrott, editors, *Operating Systems Techniques*, pages 61–71. Academic Press, 1972.

- 3. The Coq Development Team. The Coq proof assistant reference manual. The Coq release v8.0, October 2004.
- George Necula. Proof-carrying code. In Proc. 24th ACM Symp. on Principles of Prog. Lang., pages 106– 119. ACM Press, January 1997.
- John C. Reynolds. Separation logic: A logic for shared mutable data structures. In *Proc. LICS'02*, pages 55–74, July 2002.
- Dachuan Yu and Zhong Shao. Verification of safety properties for concurrent assembly code. In Proc. 2004 ACM SIGPLAN Int'l Conf. on Functional Prog., pages 175– 188, September 2004.
- Peter W. O'Hearn. Resources, concurrency and local reasoning. In Proc. 15th Int'l Conf. on Concurrency Theory (CONCUR'04), volume 3170 of LNCS, pages 49–67, 2004.
- Andrew K. Wright and Matthias Felleisen. A syntactic approach to type soundness. *Information and Computation*, 115(1):38–94, 1994.
- 9. The Coq Development Team. The Coq proof assistant reference manual. The Coq release v7.1, October 2001.
- Ming Fu, Yu Zhang, and Yong Li. Formal verification of concurrent programs with read-write locks(coq). http://ssg.ustcsz.edu.cn/vsync/papers/ccprwl/, July 2008.
- 11. Susan Owicki and David Gries. Verifying properties of parallel programs: an axiomatic approach. *Commun.*

ACM, 19(5):279-285, 1976.

- Cliff B. Jones. Tentative steps toward a development method for interfering programs. ACM Trans. on Programming Languages and Systems, 5(4):596–619, 1983.
- Xinyu Feng and Zhong Shao. Modular verification of concurrent assembly code with dynamic thread creation and termination. In Proc. ICFP'05, pages 254–267, 2005.
- Xinyu Feng, Rodrigo Ferreira, and Zhong Shao. On the relationship between concurrent separation logic and assume-guarantee reasoning. In ESOP '07, pages 173– 188, 2007.
- Stephen Brookes. A semantics for concurrent separation logic. In Proc. 15th International Conference on Concurrency Theory (CONCUR'04), volume 3170 of LNCS, pages 16–34, 2004.
- Samin S. Ishtiaq and Peter W. O'Hearn. BI as an assertion language for mutable data structures. In Proc. 28th ACM Symp. on Principles of Prog. Lang., pages 14–26, 2001.
- Viktor Vafeiadis and Matthew J. Parkinson. A marriage of rely/guarantee and separation logic. In *CONCUR*, pages 256–271, 2007.
- Richard Bornat, Cristiano Calcagno, Peter O'Hearn, and Matthew Parkinson. Permission accounting in separation logic. In Proc. 32nd ACM Symp. on Principles of Prog. Lang., pages 259–270, 2005.